CN115188878A - Preparation method of Josephson junction - Google Patents
Preparation method of Josephson junction Download PDFInfo
- Publication number
- CN115188878A CN115188878A CN202210821961.3A CN202210821961A CN115188878A CN 115188878 A CN115188878 A CN 115188878A CN 202210821961 A CN202210821961 A CN 202210821961A CN 115188878 A CN115188878 A CN 115188878A
- Authority
- CN
- China
- Prior art keywords
- josephson junction
- conductive pattern
- pattern layer
- etching
- conducting wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002360 preparation method Methods 0.000 title abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 238000004544 sputter deposition Methods 0.000 claims abstract description 21
- 239000004065 semiconductor Substances 0.000 claims abstract description 15
- 230000003647 oxidation Effects 0.000 claims abstract description 14
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 14
- 238000004519 manufacturing process Methods 0.000 claims abstract description 8
- 238000000034 method Methods 0.000 claims description 42
- 238000005530 etching Methods 0.000 claims description 22
- 229910052782 aluminium Inorganic materials 0.000 claims description 14
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 14
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims description 12
- 238000001312 dry etching Methods 0.000 claims description 10
- 229920002120 photoresistant polymer Polymers 0.000 claims description 10
- 238000001039 wet etching Methods 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 239000007769 metal material Substances 0.000 claims description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 230000007797 corrosion Effects 0.000 claims description 3
- 238000005260 corrosion Methods 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 238000001704 evaporation Methods 0.000 claims description 2
- 230000008020 evaporation Effects 0.000 claims description 2
- 229910052594 sapphire Inorganic materials 0.000 claims description 2
- 239000010980 sapphire Substances 0.000 claims description 2
- 239000010936 titanium Substances 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims 1
- 238000001259 photo etching Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 38
- 238000005516 engineering process Methods 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 238000010894 electron beam technology Methods 0.000 description 4
- VVQNEPGJFQJSBK-UHFFFAOYSA-N Methyl methacrylate Chemical compound COC(=O)C(C)=C VVQNEPGJFQJSBK-UHFFFAOYSA-N 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 3
- 239000004926 polymethyl methacrylate Substances 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/01—Manufacture or treatment
- H10N60/0912—Manufacture or treatment of Josephson-effect devices
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Abstract
本发明公开了一种约瑟夫森结的制备方法。首先提供一半导体衬底,在半导体衬底表面形成第一导电图形层;对第一导电图形层进行部分刻蚀去除,得到第一方向导线条;将所得第一方向导线条进行表面预处理以及氧化;经表面预处理以及氧化后的第一方向导线条上,形成第二导电图形层,所述第二导电图形层覆盖半导体衬底和第一方向导线条的表面;然后对所得第二导电图形层进行部分刻蚀去除,得到第二方向导线条;所述第二方向导线条与第一方向导线条交叉,制备得到约瑟夫森结。通过本发明制备约瑟夫森结,能够避免转角度溅射,从而便于进行大规模量产;另外,均匀性相比现有工艺有了较大提升。The invention discloses a preparation method of the Josephson junction. First, a semiconductor substrate is provided, and a first conductive pattern layer is formed on the surface of the semiconductor substrate; part of the first conductive pattern layer is etched and removed to obtain a first-direction wire; the obtained first-direction wire is subjected to surface pretreatment and Oxidation; on the surface pretreatment and the oxidized first-direction wires, a second conductive pattern layer is formed, and the second conductive pattern layer covers the surface of the semiconductor substrate and the first-direction wires; then the obtained second conductive pattern Part of the pattern layer is etched and removed to obtain a second-direction lead; the second-direction lead intersects with the first-direction lead to prepare a Josephson junction. By preparing the Josephson junction in the present invention, sputtering at a turning angle can be avoided, thereby facilitating mass production; in addition, the uniformity is greatly improved compared with the prior art.
Description
一、技术领域:1. Technical field:
本发明属于半导体生产工艺技术领域,特别是涉及一种在半导体衬底上制备约瑟夫森结的方法。The invention belongs to the technical field of semiconductor production technology, in particular to a method for preparing a Josephson junction on a semiconductor substrate.
二、背景技术:2. Background technology:
近年来,超导电子学技术在量子计算、高性能数字集成电路、高灵敏磁场探测、精密物理量标定、微波辐射探测等领域有着广泛的需求和应用。而超导约瑟夫森结是超导电子技术中最基础的器件。因此,制备高质量的约瑟夫森结,已成为本领域技术人员亟待解决的问题之一。In recent years, superconducting electronics technology has a wide range of needs and applications in the fields of quantum computing, high-performance digital integrated circuits, highly sensitive magnetic field detection, precision physical quantity calibration, and microwave radiation detection. The superconducting Josephson junction is the most basic device in superconducting electronics technology. Therefore, the preparation of high-quality Josephson junctions has become one of the urgent problems to be solved by those skilled in the art.
在一些特殊半导体器件制备过程中,会出现两条铝线条直接相交的结构。例如:在约瑟夫森结的制备过程中,需要先做第一条铝线,第一条铝线的厚度大概40nm左右,再制备一条与第一条相交的第二条铝线,第二条铝线厚度大概60nm左右。During the fabrication of some special semiconductor devices, a structure in which two aluminum lines directly intersect will appear. For example: in the preparation process of the Josephson junction, it is necessary to make the first aluminum wire, the thickness of the first aluminum wire is about 40nm, and then prepare a second aluminum wire that intersects with the first one. The line thickness is about 60nm.
现有技术中,制备以及与其相似的交叉线结构通常采用如下方法:In the prior art, the preparation and similar cross-wire structures usually adopt the following methods:
第一步,在衬底上先旋涂一层甲基丙烯酸甲酯MMA,再旋涂一层聚甲基丙烯酸甲酯PMMA。In the first step, a layer of methyl methacrylate MMA is spin-coated on the substrate, and then a layer of polymethyl methacrylate PMMA is spin-coated.
第二步,采用电子束曝光的方式,将两层胶一起曝光,利用PMMA和MMA的感光率不同,在曝光光刻后两层胶中形成的图形尺寸就不同,得到上窄下宽的梯形凹槽;再通过转角度溅射的方式将不同方向的铝线条分两次制备,具体过程为:先进行Y方向铝溅射,然后对其表层进行氧化,之后转角度进行X方向铝溅射,最后剥离光刻胶。The second step is to expose the two layers of glue together by means of electron beam exposure. Using the different photosensitive rates of PMMA and MMA, the size of the patterns formed in the two layers of glue after exposure and lithography is different, and a trapezoid with a narrow top and a wide bottom is obtained. Then, the aluminum lines in different directions are prepared twice by sputtering at different angles. The specific process is: firstly sputtering aluminum in the Y direction, then oxidize the surface layer, and then perform aluminum sputtering in the X direction by turning the angle. , and finally strip off the photoresist.
现有制备方法中存在的技术问题是:电子束曝光效率极低,无法实现大规模量产;转角度溅射均匀性较差,也无法满足整片晶圆的溅射均匀性。The technical problems existing in the existing preparation methods are: the electron beam exposure efficiency is extremely low, and large-scale mass production cannot be realized;
三、发明内容:3. Contents of the Invention:
本发明要解决的技术问题是:根据上述现有技术中存在的技术问题,本发明提供一种在半导体衬底上制备交叉导线的方法,即本发明提供一种约瑟夫森结的制备方法。通过本发明方法制备约瑟夫森结,能够避免转角度溅射,从而便于进行大规模量产;另外,均匀性相比现有工艺有了较大提升。The technical problem to be solved by the present invention is: according to the technical problems existing in the above-mentioned prior art, the present invention provides a method for preparing crossed wires on a semiconductor substrate, that is, the present invention provides a method for preparing a Josephson junction. The preparation of the Josephson junction by the method of the present invention can avoid sputtering at a turning angle, thereby facilitating mass production; in addition, the uniformity is greatly improved compared with the prior art.
为了解决上述问题,本发明采取的技术方案是:In order to solve the above problems, the technical scheme adopted by the present invention is:
本发明提供一种约瑟夫森结的制备方法,所述制备方法包括以下步骤:The present invention provides a kind of preparation method of Josephson junction, described preparation method comprises the following steps:
a、提供一半导体衬底,在半导体衬底表面形成第一导电图形层;a. Provide a semiconductor substrate, and form a first conductive pattern layer on the surface of the semiconductor substrate;
b、对第一导电图形层进行部分刻蚀去除,得到第一方向导线条;b. Partially etched and removed the first conductive pattern layer to obtain a first-direction wire strip;
c、将所得第一方向导线条进行表面预处理以及氧化;c, carrying out surface pretreatment and oxidation on the obtained first-direction wire strip;
d、经表面预处理以及氧化后的第一方向导线条上,形成第二导电图形层,所述第二导电图形层覆盖半导体衬底和第一方向导线条的表面;d. A second conductive pattern layer is formed on the first direction wire bar after surface pretreatment and oxidation, and the second conductive pattern layer covers the surface of the semiconductor substrate and the first direction wire bar;
e、然后对所得第二导电图形层进行部分刻蚀去除,得到第二方向导线条;所述第二方向导线条与第一方向导线条交叉,制备得到约瑟夫森结。e. Partially etched and removed the obtained second conductive pattern layer to obtain a second-direction lead; the second-direction lead intersects with the first-direction lead to prepare a Josephson junction.
根据上述约瑟夫森结的制备方法,所述半导体衬底为高阻硅衬底或蓝宝石衬底。According to the above-mentioned preparation method of the Josephson junction, the semiconductor substrate is a high-resistance silicon substrate or a sapphire substrate.
根据上述约瑟夫森结的制备方法,所述第一导电图形层和第二导电图形层均采用溅射工艺或蒸发工艺形成;所述溅射工艺中采用的金属材料为钛、钨或铝。According to the above-mentioned preparation method of the Josephson junction, the first conductive pattern layer and the second conductive pattern layer are both formed by a sputtering process or an evaporation process; the metal material used in the sputtering process is titanium, tungsten or aluminum.
根据上述约瑟夫森结的制备方法,步骤b中所述部分刻蚀去除的具体操作过程为:结合光刻和刻蚀工艺,先在第一导电图形层上涂覆光刻胶,然后曝光、显影,将预设的第一导线条图形转移在光刻胶上,其余地方为刻蚀窗口;最后刻蚀第一导电图形层以形成第一方向导线条。According to the above-mentioned preparation method of the Josephson junction, the specific operation process of the partial etching and removal in step b is: combining photolithography and etching process, firstly coating photoresist on the first conductive pattern layer, then exposing and developing , transfer the preset first wire pattern on the photoresist, and the rest are etching windows; finally, the first conductive pattern layer is etched to form the first direction wire.
根据上述约瑟夫森结的制备方法,所述曝光采用的光源为紫外光。According to the above-mentioned preparation method of the Josephson junction, the light source used for the exposure is ultraviolet light.
根据上述约瑟夫森结的制备方法,步骤c中所述表面预处理以及氧化的具体过程为:使用Ar等离子体对第一层方向导线条表面进行轰击,以去除表面的自然氧化层,放置对约瑟夫森结电阻造成影响;所述氧化过程中使用氧气,在常温下对第一层方向导线条表面进行氧化,以形成约瑟夫森结结构。According to the above-mentioned preparation method of the Josephson junction, the specific process of surface pretreatment and oxidation in step c is as follows: using Ar plasma to bombard the surface of the wire strip in the direction of the first layer to remove the natural oxide layer on the surface, and place the Josephson junction on the surface. The resistance of the Senjun junction is affected; oxygen is used in the oxidation process to oxidize the surface of the wire strip in the direction of the first layer at normal temperature to form a Josephson junction structure.
根据上述约瑟夫森结的制备方法,步骤e中所述部分刻蚀的具体过程为:先在第二导电图形层上涂光刻胶、曝光,显影;然后依次采用干法刻蚀和湿法刻蚀形成第二方向导线条。According to the above-mentioned preparation method of the Josephson junction, the specific process of the partial etching in step e is as follows: first, the second conductive pattern layer is coated with photoresist, exposed to light, and developed; then dry etching and wet etching are used in turn. etching to form second-direction wire strips.
根据上述约瑟夫森结的制备方法,所述干法刻蚀去除时,干法刻蚀的深度为50nm;所述湿法刻蚀去除时,采用的是10%四甲基氢氧化铵TMAH,腐蚀温度为23℃。According to the preparation method of the above Josephson junction, when the dry etching is removed, the depth of the dry etching is 50 nm; when the wet etching is removed, 10% tetramethylammonium hydroxide TMAH is used, and the corrosion The temperature was 23°C.
根据上述约瑟夫森结的制备方法,所述第一方向导线条和第二方向导线条的宽度均为100~350nm。According to the above-mentioned preparation method of the Josephson junction, the widths of the first-direction conductor lines and the second-direction conductor lines are both 100-350 nm.
根据上述约瑟夫森结的制备方法,步骤e中所述交叉导线采用的是约瑟夫森结。According to the above-mentioned preparation method of the Josephson junction, the cross wire in the step e adopts the Josephson junction.
本发明的积极有益效果:Positive beneficial effects of the present invention:
1、本发明技术方案,采用了与现有技术完全不同的思路,先大面积溅射导电层,再刻蚀形成预设图形的导线条,由此可以避免转角度在不同位置进行溅射,以此提高导线条的均匀性。从而获得具有良好稳定电学特性的交叉导线结构;同时避免了采用电子束曝光效率低下的技术问题,能够适用于大规模量产的需求。1. The technical solution of the present invention adopts a completely different idea from the prior art, first sputtering a conductive layer in a large area, and then etching to form a wire strip with a preset pattern, thereby avoiding sputtering at different angles at different positions, In this way, the uniformity of the conductor lines is improved. Thereby, a cross-conductor structure with good and stable electrical properties is obtained; meanwhile, the technical problem of low electron beam exposure efficiency is avoided, and it can be applied to the needs of mass production.
2、本发明技术方案,在对第二导电图形层进行刻蚀时,采用的是先干法刻蚀、而后湿法刻蚀的方案,即保证了导线条尺寸的准确性,又可以避免对第一层导电图形层造成损伤。干法刻蚀优点是可以刻出小尺寸的图形,但对下层铝选择性不好;湿法刻蚀的优点是可以停在氧化铝上,但腐蚀过程中会有横向钻蚀,导致线条无法准确控制宽度。结合这两种刻蚀方案的优点,由于干法刻蚀只刻蚀到一半,不会对底下图形造成损伤;湿法刻蚀腐蚀时间较短,不会有明显的横向钻蚀现象。2. In the technical solution of the present invention, when the second conductive pattern layer is etched, the first dry etching, and then wet etching scheme is adopted, which not only ensures the accuracy of the size of the wire, but also avoids The first conductive pattern layer causes damage. The advantage of dry etching is that small-sized patterns can be engraved, but the selectivity of the underlying aluminum is not good; the advantage of wet etching is that it can stop on the aluminum oxide, but there will be lateral undercutting during the etching process, resulting in the failure of the lines. Accurate control of width. Combining the advantages of these two etching schemes, since the dry etching is only etched to half, it will not cause damage to the underlying pattern; the wet etching corrosion time is short, and there will be no obvious lateral undercutting phenomenon.
3、本发明制备方法中,所有溅射导线的步骤均是全表面溅射,不需要转动衬底或者溅射设备的角度,得到的交叉导线结构分布均匀,性能良好。3. In the preparation method of the present invention, all the steps of sputtering the wires are full-surface sputtering, and there is no need to rotate the substrate or the angle of the sputtering equipment, and the obtained cross-wire structures are uniformly distributed and have good performance.
4、现有工艺虽然制备流程简单,但是制备所得交叉导线各处均匀性差、产品良率低。为此本发明改变思路,不再预先形成溅射导线的凹槽,而是大面积溅射导线,然后图形化处理得到预定图像的导线条。因此,采用本发明方法制备约瑟夫森结结构,能够解决现有工艺中存在的技术问题。4. Although the preparation process of the existing technology is simple, the obtained cross wires have poor uniformity everywhere and low product yield. To this end, the present invention changes the idea, instead of forming grooves for sputtering wires in advance, but sputtering wires in a large area, and then patterning to obtain wire strips with predetermined images. Therefore, using the method of the present invention to prepare the Josephson junction structure can solve the technical problems existing in the prior art.
四、附图说明:4. Description of the attached drawings:
图1本发明制备所得约瑟夫森结的结构示意图。Fig. 1 is a structural schematic diagram of the Josephson junction prepared by the present invention.
图1中,溅射第一导电图形层和第二导电图形层采用的金属材料均为铝。In FIG. 1 , the metal materials used for sputtering the first conductive pattern layer and the second conductive pattern layer are both aluminum.
图2本发明约瑟夫森结制备方法流程图与现有工艺流程图对比示意图。Fig. 2 is a schematic diagram comparing the flow chart of the Josephson junction preparation method of the present invention and the existing process flow chart.
图3本发明制备所得约瑟夫森结样品实物图。FIG. 3 is a physical diagram of a Josephson junction sample prepared by the present invention.
五、具体实施方式:Five, the specific implementation:
以下结合实施例进一步阐述本发明,但并不限制本发明技术方案保护的范围。The present invention is further described below in conjunction with the examples, but does not limit the protection scope of the technical solutions of the present invention.
实施例1:Example 1:
本发明约瑟夫森结的制备方法,该制备方法的详细步骤如下:The preparation method of the Josephson junction of the present invention, the detailed steps of this preparation method are as follows:
a、提供一高阻硅衬底,在高阻硅衬底表面采用溅射工艺形成第一导电图形层,溅射工艺中采用的金属材料为铝(采用金属铝,因其具有良好的导电性能和稳定性);第一导电图形层的形成即为大面积覆盖高阻硅衬底表面;a. Provide a high-resistance silicon substrate, and use a sputtering process to form a first conductive pattern layer on the surface of the high-resistance silicon substrate. The metal material used in the sputtering process is aluminum (metal aluminum is used because it has good electrical conductivity. and stability); the formation of the first conductive pattern layer is to cover the surface of the high-resistance silicon substrate in a large area;
b、对第一导电图形层进行部分刻蚀去除,得到第一方向导线条,所得第一方向导线条的宽度为100nm~200nm;b. Partially etch and remove the first conductive pattern layer to obtain a first-direction wire strip, and the obtained first-direction wire strip has a width of 100 nm to 200 nm;
所述部分刻蚀去除的具体操作过程为:结合光刻和刻蚀工艺,先在第一导电图形层上涂覆光刻胶,然后曝光、显影,将预设的第一导线条图形转移在光刻胶上,其余地方为刻蚀窗口;最后刻蚀第一导电图形层以形成第一方向导线条;其中,曝光采用的光源为紫外光(曝光没有采用电子束,是为了便于大规模量产);The specific operation process of the partial etching removal is as follows: combining photolithography and etching processes, firstly coating photoresist on the first conductive pattern layer, then exposing and developing, and transferring the preset first wire pattern on the first conductive pattern layer. On the photoresist, the rest are etching windows; finally, the first conductive pattern layer is etched to form the first direction wire strip; wherein, the light source used for exposure is ultraviolet light (the exposure does not use electron beams, in order to facilitate large-scale quantities. Produce);
c、将所得第一方向导线条进行表面预处理以及氧化(表面预处理以及氧化,是为了与后续工序形成的第二方向导线条隔离);c, carrying out surface pretreatment and oxidation on the obtained first-direction wire strips (surface pretreatment and oxidation are for isolation from the second-direction wire strips formed in subsequent processes);
所述表面预处理以及氧化的具体过程为:使用Ar等离子体对第一层方向导线条表面进行轰击,以去除表面的自然氧化层,放置对约瑟夫森结电阻造成影响;所述氧化过程中使用氧气,在常温下对第一层方向导线条表面进行氧化,以形成约瑟夫森结结构;The specific process of the surface pretreatment and oxidation is as follows: using Ar plasma to bombard the surface of the wire strip in the direction of the first layer to remove the natural oxide layer on the surface, and the placement will affect the resistance of the Josephson junction; the oxidation process uses Oxygen, at room temperature, oxidizes the surface of the wire in the first layer direction to form a Josephson junction structure;
d、经表面预处理以及氧化后的第一方向导线条上,采用溅射工艺形成第二导电图形层,所述第二导电图形层覆盖高阻硅衬底和第一方向导线条的表面;d. On the first-direction wire bar after surface pretreatment and oxidation, a second conductive pattern layer is formed by a sputtering process, and the second conductive pattern layer covers the surface of the high-resistance silicon substrate and the first-direction wire bar;
溅射工艺中采用的金属材料为铝,并且为大面积溅射;此时,第一方向导线条表面会与裸露的衬底表面同时形成第二导电图形层;而且第一方向的导线条表面会与裸露的衬底表面的第二导电层具有共形特点,即具有基本相同的厚度;The metal material used in the sputtering process is aluminum, and it is sputtered in a large area; at this time, the surface of the wire strip in the first direction will form a second conductive pattern layer simultaneously with the exposed surface of the substrate; and the surface of the wire strip in the first direction will form a second conductive pattern layer will have a conformal feature with the second conductive layer of the exposed substrate surface, that is, have substantially the same thickness;
e、然后对所得第二导电图形层进行部分刻蚀去除,得到第二方向的导线条(所得第二方向导线条的宽度为100nm~200nm);所述第二方向导线条与第一方向导线条交叉,制备得到约瑟夫森结;e. Part of the obtained second conductive pattern layer is then removed by etching to obtain a second-direction lead (the width of the obtained second-direction lead is 100 nm to 200 nm); the second-direction leads and the first-direction lead The lines are crossed to prepare a Josephson junction;
所述部分刻蚀的具体过程为:先在第二导电图形层上涂光刻胶、曝光,显影;然后依次采用干法刻蚀和湿法刻蚀形成第二方向导线条;所述干法刻蚀去除时,干法刻蚀的深度为50nm;所述湿法刻蚀去除时,采用的是10%四甲基氢氧化铵TMAH,腐蚀温度为23℃。The specific process of the partial etching is as follows: firstly, coating photoresist on the second conductive pattern layer, exposing it, and developing it; When removing by etching, the depth of dry etching is 50 nm; when removing by wet etching, 10% tetramethylammonium hydroxide TMAH is used, and the etching temperature is 23°C.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210821961.3A CN115188878A (en) | 2022-07-13 | 2022-07-13 | Preparation method of Josephson junction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210821961.3A CN115188878A (en) | 2022-07-13 | 2022-07-13 | Preparation method of Josephson junction |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115188878A true CN115188878A (en) | 2022-10-14 |
Family
ID=83518975
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210821961.3A Pending CN115188878A (en) | 2022-07-13 | 2022-07-13 | Preparation method of Josephson junction |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115188878A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115764260A (en) * | 2022-11-17 | 2023-03-07 | 南通大学 | Butterfly antenna suitable for embedding meander line of superconducting series Josephson double-crystal junction |
CN115802873A (en) * | 2022-10-24 | 2023-03-14 | 中国人民解放军战略支援部队信息工程大学 | ALD Josephson junction preparation method based on metal mask etching |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59158573A (en) * | 1983-02-28 | 1984-09-08 | Mitsubishi Electric Corp | Manufacture of josephson element |
JPH05136111A (en) * | 1991-09-05 | 1993-06-01 | Fujitsu Ltd | Pretreatment method for semiconductor substrate and device having the function |
KR20020000188A (en) * | 2000-06-23 | 2002-01-05 | 최승락 | Method cleaning Electronic Parts and PCB using Laser and Ar ECR Plasma |
CN104217935A (en) * | 2013-06-05 | 2014-12-17 | 中芯国际集成电路制造(上海)有限公司 | Formation method of transistors |
CN114171668A (en) * | 2021-10-29 | 2022-03-11 | 中国科学院微电子研究所 | Method of making cross wires on a semiconductor substrate |
-
2022
- 2022-07-13 CN CN202210821961.3A patent/CN115188878A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59158573A (en) * | 1983-02-28 | 1984-09-08 | Mitsubishi Electric Corp | Manufacture of josephson element |
JPH05136111A (en) * | 1991-09-05 | 1993-06-01 | Fujitsu Ltd | Pretreatment method for semiconductor substrate and device having the function |
KR20020000188A (en) * | 2000-06-23 | 2002-01-05 | 최승락 | Method cleaning Electronic Parts and PCB using Laser and Ar ECR Plasma |
CN104217935A (en) * | 2013-06-05 | 2014-12-17 | 中芯国际集成电路制造(上海)有限公司 | Formation method of transistors |
CN114171668A (en) * | 2021-10-29 | 2022-03-11 | 中国科学院微电子研究所 | Method of making cross wires on a semiconductor substrate |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115802873A (en) * | 2022-10-24 | 2023-03-14 | 中国人民解放军战略支援部队信息工程大学 | ALD Josephson junction preparation method based on metal mask etching |
CN115764260A (en) * | 2022-11-17 | 2023-03-07 | 南通大学 | Butterfly antenna suitable for embedding meander line of superconducting series Josephson double-crystal junction |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104576921A (en) | Method of forming a magnetic tunnel junction structure | |
CN115188878A (en) | Preparation method of Josephson junction | |
CN101430503B (en) | Method for removing double-layer glue for electron beam lithography stripping | |
CN104701451A (en) | Preparation process of superconductive Josephson junction covered by edge of in-situ three-layer film | |
CN102653392B (en) | Method for preparing superconductive nanometer device by negative electron beam resist exposure process | |
US6989219B2 (en) | Hardmask/barrier layer for dry etching chrome films and improving post develop resist profiles on photomasks | |
TW201543564A (en) | Semiconductor fabrication method | |
JPH0476496B2 (en) | ||
CN106252204A (en) | A kind of by huge magnetic resistance manganese-salt phosphating in the method for graphics of nanometer dimension | |
JP4711249B2 (en) | Superconducting integrated circuit and manufacturing method thereof | |
CN208489202U (en) | A kind of high-frequency semiconductor thin film field-effect pipe | |
CN110246762A (en) | The preparation method and device architecture of metal sidewall | |
CN109037241A (en) | LTPS array substrate and its manufacturing method, display panel | |
CN110310921A (en) | A display substrate and its manufacturing method, a display panel and a display device | |
CN115568276A (en) | Preparation method of quantum device, superconducting circuit and quantum chip | |
JP4502575B2 (en) | Wiring formation method for display device | |
CN114171668A (en) | Method of making cross wires on a semiconductor substrate | |
JP2002076575A (en) | Method of manufacturing substrate for semiconductor device | |
CN103606634B (en) | A kind of pattern metal electrodes and preparation method thereof | |
KR101250411B1 (en) | High Definition Printing Plate of Liquid Crystal Display and Method for Manufacture using the same | |
Meier et al. | Fabrication of an all-refractory circuit using lift-off with image-reversal photoresist | |
CN114823774A (en) | Superconducting circuit, quantum bit device and preparation method thereof | |
CN108054103B (en) | Display substrate, manufacturing method thereof and display device | |
JPH03104118A (en) | Manufacturing method of semiconductor device | |
JPS60208873A (en) | Manufacture of josephson junction element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Country or region after: China Address after: 450000 Science Avenue 62, Zhengzhou High-tech Zone, Henan Province Applicant after: Information Engineering University of the Chinese People's Liberation Army Cyberspace Force Address before: No. 62 Science Avenue, High tech Zone, Zhengzhou City, Henan Province Applicant before: Information Engineering University of Strategic Support Force,PLA Country or region before: China |
|
CB02 | Change of applicant information | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20221014 |