CN114447119A - TFT substrate and manufacturing method thereof - Google Patents
TFT substrate and manufacturing method thereof Download PDFInfo
- Publication number
- CN114447119A CN114447119A CN202210064257.8A CN202210064257A CN114447119A CN 114447119 A CN114447119 A CN 114447119A CN 202210064257 A CN202210064257 A CN 202210064257A CN 114447119 A CN114447119 A CN 114447119A
- Authority
- CN
- China
- Prior art keywords
- layer
- drain
- electrode
- source
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 57
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 239000010410 layer Substances 0.000 claims abstract description 131
- 239000002346 layers by function Substances 0.000 claims abstract description 30
- 239000000463 material Substances 0.000 claims description 38
- 229910052751 metal Inorganic materials 0.000 claims description 21
- 239000002184 metal Substances 0.000 claims description 21
- 238000000034 method Methods 0.000 claims description 17
- 239000011241 protective layer Substances 0.000 claims description 14
- 239000010949 copper Substances 0.000 claims description 9
- 239000004065 semiconductor Substances 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 9
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 8
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 8
- 229910052733 gallium Inorganic materials 0.000 claims description 8
- 229910052738 indium Inorganic materials 0.000 claims description 8
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 8
- 229910003437 indium oxide Inorganic materials 0.000 claims description 8
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 claims description 8
- 229910044991 metal oxide Inorganic materials 0.000 claims description 7
- 150000004706 metal oxides Chemical class 0.000 claims description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 6
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 6
- 229910052782 aluminium Inorganic materials 0.000 claims description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- 229910052802 copper Inorganic materials 0.000 claims description 6
- 229910052750 molybdenum Inorganic materials 0.000 claims description 6
- 239000011733 molybdenum Substances 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- 239000004020 conductor Substances 0.000 claims description 4
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 claims description 4
- TYHJXGDMRRJCRY-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) tin(4+) Chemical compound [O-2].[Zn+2].[Sn+4].[In+3] TYHJXGDMRRJCRY-UHFFFAOYSA-N 0.000 claims description 4
- 239000011787 zinc oxide Substances 0.000 claims description 4
- 239000007769 metal material Substances 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 2
- 239000011810 insulating material Substances 0.000 claims description 2
- 230000003647 oxidation Effects 0.000 claims description 2
- 238000007254 oxidation reaction Methods 0.000 claims description 2
- 238000005286 illumination Methods 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- -1 polytetrafluoroethylene Polymers 0.000 description 2
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 2
- 239000004810 polytetrafluoroethylene Substances 0.000 description 2
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6723—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device having light shields
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
技术领域technical field
本申请涉及显示领域,特别涉及一种TFT基板及其制作方法。The present application relates to the field of display, and in particular, to a TFT substrate and a manufacturing method thereof.
背景技术Background technique
有源矩阵驱动的LCD显示技术利用了液晶的双极性偏振特点,通过施加电场控制液晶分子的排列方向,实现对背光源光路行进方向的开关作用。一般采用薄膜晶体管(TFT)来控制每个像素内的电场。TFT中常用的半导体材料包括非晶硅、氧化物和多晶硅等,其中氧化物半导体由于较高的迁移率和较为简化的工艺道数,在大尺寸、高分辨率和高刷新率等高阶显示技术中具有独一无二的优势。The LCD display technology driven by active matrix utilizes the bipolar polarization characteristics of liquid crystal, and controls the arrangement direction of the liquid crystal molecules by applying an electric field, so as to realize the switching effect on the traveling direction of the light path of the backlight source. Thin film transistors (TFTs) are typically used to control the electric field within each pixel. Semiconductor materials commonly used in TFTs include amorphous silicon, oxide and polysilicon, among which oxide semiconductors are used in high-order displays such as large size, high resolution and high refresh rate due to their higher mobility and simpler number of processes. Technology has unique advantages.
现有技术中,LCD中应用较为广泛的氧化物TFT结构为背沟道蚀刻型(BCE)结构,但是,采用氧化物半导体作为有源层的TFT对光照比较敏感,在光线照射下容易产生光生载流子,不利于TFT器件的光照稳定性。In the prior art, the widely used oxide TFT structure in the LCD is the back-channel etched (BCE) structure. However, the TFT using an oxide semiconductor as the active layer is sensitive to light, and it is easy to generate photogenerated light under light irradiation. The carrier is not conducive to the light stability of the TFT device.
发明内容SUMMARY OF THE INVENTION
本申请实施例提供一种TFT基板及其制作方法,TFT基板中有源层的侧面和背面均设置了遮光保护结构,可以避免光线从侧面和背面照射至有源层导致有源层中产生光生载流子,提升了TFT器件的光照稳定性。The embodiments of the present application provide a TFT substrate and a manufacturing method thereof. The side and back of the active layer in the TFT substrate are provided with light-shielding protection structures, which can prevent light from being irradiated to the active layer from the side and back, resulting in photo-generated generation in the active layer. carrier, which improves the light stability of the TFT device.
第一方面,本申请实施例提供一种TFT基板,包括:In a first aspect, an embodiment of the present application provides a TFT substrate, including:
衬底;substrate;
功能层,设于所述衬底的一侧,所述功能层包括栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,其中,所述第一遮光区和所述第二遮光区分别位于所述栅极的两侧,所述源极接触区设于所述第一遮光区远离所述栅极的一侧,所述漏极接触区设于所述第二遮光区远离所述栅极的一侧,所述栅极、所述源极接触区以及所述漏极接触区均为导电材料,所述第一遮光区和所述第二遮光区均为绝缘材料;A functional layer is provided on one side of the substrate, the functional layer includes a gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region, wherein the first light-shielding region and The second light-shielding regions are located on two sides of the gate, respectively, the source contact region is disposed on a side of the first light-shielding region away from the gate, and the drain contact region is disposed on the first light-shielding region. Two light-shielding regions are on the side away from the gate, the gate, the source contact region and the drain contact region are all conductive materials, and the first light-shielding region and the second light-shielding region are all conductive materials Insulation Materials;
栅极绝缘层,设于所述功能层远离所述衬底的一侧,所述栅极绝缘层上设有源极接触孔与漏极接触孔;a gate insulating layer, disposed on the side of the functional layer away from the substrate, and a source contact hole and a drain contact hole are arranged on the gate insulating layer;
有源层,设于所述栅极绝缘层远离所述功能层的一侧;an active layer, disposed on the side of the gate insulating layer away from the functional layer;
源漏极层,设于所述有源层远离所述栅极绝缘层的一侧,所述源漏极层包括源极和漏极,所述源极通过所述源极接触孔与所述源极接触区电性连接,所述漏极通过所述漏极接触孔与所述漏极接触区电性连接。A source and drain layer is provided on the side of the active layer away from the gate insulating layer, the source and drain layers include a source electrode and a drain electrode, the source electrode is connected to the source electrode through the source electrode contact hole The source contact region is electrically connected, and the drain electrode is electrically connected to the drain contact region through the drain contact hole.
在一些实施例中,所述栅极的材料、所述源极接触区的材料以及所述漏极接触区的材料均为金属,所述第一遮光区的材料和所述第二遮光区的材料均为金属氧化物。In some embodiments, the material of the gate electrode, the material of the source contact region, and the material of the drain contact region are all metals, and the material of the first light-shielding region and the material of the second light-shielding region are all metals. The materials are all metal oxides.
在一些实施例中,所述栅极的材料、所述源极接触区的材料以及所述漏极接触区的材料均为第一金属,所述第一遮光区的材料和所述第二遮光区的材料均为第一金属的氧化物。In some embodiments, the material of the gate electrode, the material of the source contact region, and the material of the drain contact region are all first metal, and the material of the first light-shielding region and the second light-shielding region The materials of the regions are all oxides of the first metal.
在一些实施例中,所述第一金属包括钼、铝、铜、钛中的一种或多种。In some embodiments, the first metal includes one or more of molybdenum, aluminum, copper, and titanium.
在一些实施例中,所述TFT基板还包括保护层,所述保护层覆盖所述源极、所述漏极以及所述有源层背离所述栅极绝缘层的一侧。In some embodiments, the TFT substrate further includes a protective layer covering the source electrode, the drain electrode and a side of the active layer away from the gate insulating layer.
在一些实施例中,所述有源层的材料为氧化物半导体。In some embodiments, the material of the active layer is an oxide semiconductor.
在一些实施例中,所述氧化物半导体包括铟镓锌氧化物、铟锡锌氧化物、铟镓锌锡氧化物、掺杂Nd的氧化铟氧化物、掺杂Sc的氧化铟中的一种或多种。In some embodiments, the oxide semiconductor includes one of indium gallium zinc oxide, indium tin zinc oxide, indium gallium zinc tin oxide, Nd-doped indium oxide, and Sc-doped indium oxide or more.
第二方面,本申请实施例提供一种TFT基板的制作方法,包括:In a second aspect, an embodiment of the present application provides a method for fabricating a TFT substrate, including:
提供衬底,在衬底上沉积金属层,对所述金属层进行图形化处理,得到功能层;providing a substrate, depositing a metal layer on the substrate, and patterning the metal layer to obtain a functional layer;
在所述功能层上定义出栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,其中,所述第一遮光区和所述第二遮光区分别位于所述栅极的两侧,所述源极接触区设于所述第一遮光区远离所述栅极的一侧,所述漏极接触区设于所述第二遮光区远离所述栅极的一侧;对所述第一遮光区和所述第二遮光区进行氧化处理,使所述第一遮光区和所述第二遮光区的材料由导电的金属材料转化为不导电的金属氧化物;A gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region are defined on the functional layer, wherein the first light-shielding region and the second light-shielding region are respectively located in the On both sides of the gate, the source contact region is arranged on a side of the first shielding region away from the gate, and the drain contact region is arranged at a side of the second shielding region away from the gate. side; performing oxidation treatment on the first light-shielding area and the second light-shielding area, so that the material of the first light-shielding area and the second light-shielding area is converted from a conductive metal material to a non-conductive metal oxide;
在所述功能层远离所述衬底的一侧设置栅极绝缘层,并且在所述栅极绝缘层上形成源极接触孔与漏极接触孔;A gate insulating layer is provided on the side of the functional layer away from the substrate, and a source contact hole and a drain contact hole are formed on the gate insulating layer;
在所述栅极绝缘层远离所述功能层的一侧设置有源层;An active layer is provided on a side of the gate insulating layer away from the functional layer;
在所述有源层远离所述栅极绝缘层的一侧设置源漏极层,所述源漏极层包括源极和漏极,所述源极通过所述源极接触孔与所述源极接触区电性连接,所述漏极通过所述漏极接触孔与所述漏极接触区电性连接。A source-drain layer is provided on a side of the active layer away from the gate insulating layer, the source-drain layer includes a source electrode and a drain electrode, and the source electrode is connected to the source electrode through the source electrode contact hole The electrode contact region is electrically connected, and the drain electrode is electrically connected to the drain contact region through the drain contact hole.
在一些实施例中,所述TFT基板的制作方法还包括:在所述源极、所述漏极以及所述有源层背离所述栅极绝缘层的一侧形成保护层,所述保护层覆盖所述源极、所述漏极以及所述有源层。In some embodiments, the method for fabricating the TFT substrate further includes: forming a protective layer on a side of the source electrode, the drain electrode and the active layer away from the gate insulating layer, the protective layer covering the source electrode, the drain electrode and the active layer.
本申请实施例提供的TFT基板,通过设置功能层包括栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,并设置源极通过栅极绝缘层上的源极接触孔与源极接触区电性连接,漏极通过栅极绝缘层上的漏极接触孔与漏极接触区电性连接,使得有源层的侧面被源极和漏极遮挡,有源层的背面被功能层遮挡,也即是说,对有源层的侧面和背面进行全方位的遮光保护,避免光线从侧面和背面照射至有源层导致有源层中产生光生载流子,提升了TFT器件的光照稳定性。The TFT substrate provided by the embodiment of the present application includes a gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region by arranging a functional layer, and the source electrode is arranged to pass through the source electrode on the gate insulating layer. The contact hole is electrically connected to the source contact area, and the drain is electrically connected to the drain contact area through the drain contact hole on the gate insulating layer, so that the side of the active layer is shielded by the source and drain, and the active layer The back of the active layer is blocked by the functional layer, that is to say, the side and back of the active layer are protected from light in an all-round way to prevent light from being irradiated to the active layer from the side and back, resulting in the generation of photogenerated carriers in the active layer. Illumination stability of TFT devices.
附图说明Description of drawings
为了更清楚地说明本申请实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍。显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to illustrate the technical solutions in the embodiments of the present application more clearly, the following briefly introduces the accompanying drawings that are used in the description of the embodiments. Obviously, the drawings in the following description are only some embodiments of the present application, and for those skilled in the art, other drawings can also be obtained from these drawings without creative effort.
图1为本申请实施例提供的TFT基板的结构示意图。FIG. 1 is a schematic structural diagram of a TFT substrate provided by an embodiment of the present application.
图2为本申请实施例提供的TFT基板的制作方法的流程图。FIG. 2 is a flowchart of a method for fabricating a TFT substrate according to an embodiment of the present application.
图3为本申请实施例提供的TFT基板的制作方法步骤S100的示意图。FIG. 3 is a schematic diagram of step S100 of a method for fabricating a TFT substrate provided by an embodiment of the present application.
图4为本申请实施例提供的TFT基板的制作方法步骤S200的示意图。FIG. 4 is a schematic diagram of step S200 of the method for fabricating a TFT substrate according to an embodiment of the present application.
图5为本申请实施例提供的TFT基板的制作方法步骤S300的示意图。FIG. 5 is a schematic diagram of step S300 of a method for fabricating a TFT substrate provided by an embodiment of the present application.
图6为本申请实施例提供的TFT基板的制作方法步骤S400的示意图。FIG. 6 is a schematic diagram of step S400 of a method for fabricating a TFT substrate provided by an embodiment of the present application.
图7为本申请实施例提供的TFT基板的制作方法步骤S500的示意图。FIG. 7 is a schematic diagram of step S500 of a method for fabricating a TFT substrate provided by an embodiment of the present application.
具体实施方式Detailed ways
下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application. Obviously, the described embodiments are only a part of the embodiments of the present application, but not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without creative efforts shall fall within the protection scope of this application.
请参阅图1,图1为本申请实施例提供的TFT基板的结构示意图,本申请实施例提供一种TFT基板100,包括衬底10、功能层20、栅极绝缘层30、有源层40以及源漏极层50。Please refer to FIG. 1 . FIG. 1 is a schematic structural diagram of a TFT substrate provided by an embodiment of the present application. An embodiment of the present application provides a
功能层20设于衬底10的一侧,功能层20包括栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,其中,第一遮光区22和第二遮光区23分别位于栅极21的两侧,源极接触区24设于第一遮光区22远离栅极21的一侧,漏极接触区25设于第二遮光区23远离栅极21的一侧,栅极21、源极接触区24以及漏极接触区25均为导电材料,第一遮光区22和第二遮光区23均为绝缘材料。The
栅极绝缘层30设于功能层20远离衬底10的一侧,栅极绝缘层30上设有源极接触孔31与漏极接触孔32。The
有源层40设于栅极绝缘层30远离功能层20的一侧。The
源漏极层50设于有源层40远离栅极绝缘层30的一侧,源漏极层50包括源极51和漏极52,源极51通过源极接触孔31与源极接触区24电性连接,漏极52通过漏极接触孔32与漏极接触区25电性连接。The source and
可以理解的是,本申请实施例提供的TFT基板100,通过设置功能层20包括栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,并设置源极51通过栅极绝缘层30上的源极接触孔31与源极接触区24电性连接,漏极52通过栅极绝缘层30上的漏极接触孔32与漏极接触区25电性连接,使得有源层40的侧面被源极51和漏极52遮挡,有源层40的背面被功能层20遮挡,也即是说,对有源层40的侧面和背面进行了全方位的遮光保护,避免光线从侧面和背面照射至有源层40导致有源层40中产生光生载流子,提升了TFT器件的光照稳定性。It can be understood that the
现有技术中,具有BCE结构的氧化物TFT广泛采用的有源层40为IGZO,IGZO主要通过缺陷态产生的氧空位导电,通过给金属与氧之间的键(M-O)一定的能量,氧(O)就会释放出来,因此采用IGZO作为有源层40的TFT对光照比较敏感,光照下容易产生光生载流子,不利于TFT器件的光照稳定性。而本申请通过对有源层40的侧面和背面进行全方位的遮光保护,可以显著提升TFT器件的光照稳定性。In the prior art, the
示例性地,栅极21的材料、源极接触区24的材料以及漏极接触区25的材料均为金属,第一遮光区22的材料和第二遮光区23的材料均为金属氧化物。Exemplarily, the material of the
示例性地,栅极21的材料、源极接触区24的材料以及漏极接触区25的材料均为第一金属,第一遮光区22的材料和第二遮光区23的材料均为第一金属的氧化物。示例性地,第一金属包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。本申请实施例中,多种指的是两种或两种以上,例如三种、四种、五种等。Exemplarily, the material of the
请结合图1,TFT基板100还可以包括保护层60,保护层60覆盖源极51、漏极52以及有源层40背离栅极绝缘层30的一侧。Please refer to FIG. 1 , the
示例性地,保护层60的材料可以包括氧化硅(SiOx)和氮化硅(SiNx)中的一种或多种。Exemplarily, the material of the
示例性地,有源层40的材料可以为氧化物半导体,例如铟镓锌氧化物(IGZO)、铟锡锌氧化物(ITZO)、铟镓锌锡氧化物(IGZTO)、掺杂Nd的氧化铟氧化物(NdInOx)、掺杂Sc的氧化铟(ScInOx)等。Exemplarily, the material of the
请结合图1,源极51和漏极52分别搭接于有源层40的两侧,即源极51和漏极52均与有源层40电性连接。Please refer to FIG. 1 , the
示例性地,TFT基板100还可以包括在保护层60上依次层叠设置的平坦层、公共电极、绝缘层以及像素电极,其中,保护层60、平坦层、绝缘层上设有搭接孔,使像素电极通过搭接孔与源极51或漏极52电性连接;示例性地,平坦层的材料可以包括可溶性聚四氟乙烯(PFA),公共电极和像素电极的材料可以均为氧化铟锡(ITO),绝缘层的材料可以为氮化硅(SiNx)。Exemplarily, the
请参阅图2,图2为本申请实施例提供的TFT基板的制作方法的流程图。本申请实施例提供一种TFT基板的制作方法,该制作方法可以制作上述任一实施例中的TFT基板100,制作方法包括:Please refer to FIG. 2 , which is a flowchart of a method for fabricating a TFT substrate according to an embodiment of the present application. An embodiment of the present application provides a method for fabricating a TFT substrate, and the fabrication method can fabricate the
S100,请参阅图3,提供衬底10,在衬底10上沉积金属层,对金属层进行图形化处理,得到功能层20。S100 , referring to FIG. 3 , a
示例性地,衬底10为玻璃基板。Illustratively, the
示例性地,金属层的材料可以包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。Exemplarily, the material of the metal layer may include one or more of molybdenum (Mo), aluminum (Al), copper (Cu), and titanium (Ti).
S200,请参阅图4,在功能层20上定义出栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,其中,第一遮光区22和第二遮光区23分别位于栅极21的两侧,源极接触区24设于第一遮光区22远离栅极21的一侧,漏极接触区25设于第二遮光区23远离栅极21的一侧;对第一遮光区22和第二遮光区23进行氧化处理,使第一遮光区22和第二遮光区23的材料由导电的金属材料转化为不导电的金属氧化物。S200 , please refer to FIG. 4 , a
S300,请参阅图5,在功能层20远离衬底10的一侧设置栅极绝缘层30,并且在栅极绝缘层30上形成源极接触孔31与漏极接触孔32。S300 , please refer to FIG. 5 , a
示例性地,可以采用化学气相沉积(CVD)的方式来制备栅极绝缘层30,栅极绝缘层30可以为氧化硅(SiOx)层或氮化硅(SiNx)层,也可以为氧化硅(SiOx)层和氮化硅(SiNx)层的叠层结构。Exemplarily, the
S400,请参阅图6,在栅极绝缘层30远离功能层20的一侧设置有源层40。S400 , please refer to FIG. 6 , the
示例性地,可以采用物理气相沉积(PVD)的方式来沉积有源层40,并对有源层40进行退火处理。示例性地,有源层40的材料可以为氧化物半导体,例如铟镓锌氧化物(IGZO)、铟锡锌氧化物(ITZO)、铟镓锌锡氧化物(IGZTO)、掺杂Nd的氧化铟氧化物(NdInOx)、掺杂Sc的氧化铟(ScInOx)等。Exemplarily, the
S500,请参阅图7,在有源层40远离栅极绝缘层30的一侧设置源漏极层50,源漏极层50包括源极51和漏极52,源极51通过源极接触孔31与源极接触区24电性连接,漏极52通过漏极接触孔32与漏极接触区25电性连接。S500 , please refer to FIG. 7 , a source-
示例性地,源漏极层50的材料可以包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。Exemplarily, the material of the source and drain layers 50 may include one or more of molybdenum (Mo), aluminum (Al), copper (Cu), and titanium (Ti).
在S500之后,本申请实施例提供的TFT基板的制作方法还可以包括:After S500, the manufacturing method of the TFT substrate provided by the embodiment of the present application may further include:
S600,请结合图1,在源极51、漏极52以及有源层40背离栅极绝缘层30的一侧形成保护层60,保护层60覆盖源极51、漏极52以及有源层40。S600 , referring to FIG. 1 , a
示例性地,在S600之后,本申请实施例提供的TFT基板的制作方法还可以包括:Exemplarily, after S600, the manufacturing method of the TFT substrate provided in the embodiment of the present application may further include:
S700,在保护层60上依次层叠设置平坦层、公共电极、绝缘层,并且在保护层60、平坦层、绝缘层上设有搭接孔;S700, a flat layer, a common electrode, and an insulating layer are sequentially stacked on the
S800,在绝缘层上远离公共电极的一侧设置像素电极,使像素电极通过搭接孔与源极51或漏极52电性连接。S800 , a pixel electrode is arranged on the insulating layer on a side away from the common electrode, so that the pixel electrode is electrically connected to the
示例性地,平坦层的材料可以包括可溶性聚四氟乙烯(PFA),公共电极和像素电极的材料可以均为氧化铟锡(ITO),绝缘层的材料可以为氮化硅(SiNx)。Exemplarily, the material of the flat layer may include soluble polytetrafluoroethylene (PFA), the material of the common electrode and the pixel electrode may be indium tin oxide (ITO), and the material of the insulating layer may be silicon nitride (SiN x ).
以上对本申请实施例提供的TFT基板及其制作方法进行了详细介绍。本文中应用了具体个例对本申请的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本申请。同时,对于本领域的技术人员,依据本申请的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本申请的限制。The TFT substrate and the fabrication method thereof provided by the embodiments of the present application are described in detail above. The principles and implementations of the present application are described herein by using specific examples, and the descriptions of the above embodiments are only used to help the understanding of the present application. At the same time, for those skilled in the art, according to the idea of the present application, there will be changes in the specific embodiments and application scope. To sum up, the content of this specification should not be construed as a limitation to the present application.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210064257.8A CN114447119A (en) | 2022-01-20 | 2022-01-20 | TFT substrate and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210064257.8A CN114447119A (en) | 2022-01-20 | 2022-01-20 | TFT substrate and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114447119A true CN114447119A (en) | 2022-05-06 |
Family
ID=81368102
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210064257.8A Pending CN114447119A (en) | 2022-01-20 | 2022-01-20 | TFT substrate and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114447119A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115101545A (en) * | 2022-08-23 | 2022-09-23 | 惠科股份有限公司 | Display panel and driving substrate thereof |
-
2022
- 2022-01-20 CN CN202210064257.8A patent/CN114447119A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115101545A (en) * | 2022-08-23 | 2022-09-23 | 惠科股份有限公司 | Display panel and driving substrate thereof |
CN115101545B (en) * | 2022-08-23 | 2023-01-31 | 惠科股份有限公司 | Display panel and its driving substrate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10707236B2 (en) | Array substrate, manufacturing method therefor and display device | |
CN105489552B (en) | The production method of LTPS array substrates | |
US10658446B2 (en) | Method for manufacturing OLED backplane comprising active layer formed of first, second, and third oxide semiconductor layers | |
WO2019010960A1 (en) | Array substrate, preparation method therefor, display panel and display device | |
US9748276B2 (en) | Thin film transistor and method of manufacturing the same, array substrate and display device | |
CN105702623B (en) | Manufacturing method of TFT array substrate | |
CN102790012A (en) | Array substrate and manufacturing method thereof as well as display equipment | |
CN102064109B (en) | Thin film transistor and manufacturing method thereof | |
CN104465783A (en) | Thin film transistor and method of manufacturing same | |
JP2015521383A (en) | THIN FILM TRANSISTOR ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY PANEL, AND DISPLAY DEVICE | |
CN107871753B (en) | Array substrate and preparation method thereof | |
CN110148601B (en) | A kind of array substrate, its manufacturing method and display device | |
CN105470197A (en) | Production method of low temperature poly silicon array substrate | |
CN105206626B (en) | Array substrate and preparation method thereof, display device | |
WO2019061813A1 (en) | Esl-type tft substrate and manufacturing method therefor | |
US20150115258A1 (en) | Array substrate for liquid crystal display device and method of manufacturing the same | |
WO2013086909A1 (en) | Array substrate, preparation method therefor and display device | |
KR102318054B1 (en) | TFT substrate and manufacturing method thereof | |
CN106356306A (en) | Top gate type thin film transistor and production method thereof | |
CN106449655A (en) | Thin film transistor array substrate and manufacturing method thereof | |
CN103337462B (en) | Preparation method of thin film transistor | |
CN113054036A (en) | Thin film transistor, preparation method thereof, display panel and display device | |
CN105679705A (en) | Manufacturing method of array substrate | |
CN111739841A (en) | In-cell touch panel with top gate structure and fabrication method thereof | |
CN113629070B (en) | Array substrate, manufacturing method of array substrate, and display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |