[go: up one dir, main page]

CN114447119A - TFT substrate and manufacturing method thereof - Google Patents

TFT substrate and manufacturing method thereof Download PDF

Info

Publication number
CN114447119A
CN114447119A CN202210064257.8A CN202210064257A CN114447119A CN 114447119 A CN114447119 A CN 114447119A CN 202210064257 A CN202210064257 A CN 202210064257A CN 114447119 A CN114447119 A CN 114447119A
Authority
CN
China
Prior art keywords
layer
drain
electrode
source
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210064257.8A
Other languages
Chinese (zh)
Inventor
史文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangzhou China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Guangzhou China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangzhou China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Guangzhou China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN202210064257.8A priority Critical patent/CN114447119A/en
Publication of CN114447119A publication Critical patent/CN114447119A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6704Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6723Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device having light shields
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/021Manufacture or treatment of multiple TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

The embodiment of the application provides a TFT substrate and a manufacturing method thereof. The embodiment of the application provides a TFT base plate, include the grid through setting up the functional layer, first shading district, the second shading district, source contact zone and drain contact zone, and set up source electrode and source contact zone electric connection on through the grid insulating layer, the drain electrode passes through drain contact hole and drain contact zone electric connection on the grid insulating layer, make the side of active layer sheltered from by source electrode and drain electrode, the back of active layer is sheltered from by the functional layer, that is, carry out omnidirectional shading protection to the side and the back of active layer, avoid light from side and back to shine to the active layer and lead to producing the photogenerated carrier in the active layer, the illumination stability of TFT device has been promoted.

Description

TFT基板及其制作方法TFT substrate and manufacturing method thereof

技术领域technical field

本申请涉及显示领域,特别涉及一种TFT基板及其制作方法。The present application relates to the field of display, and in particular, to a TFT substrate and a manufacturing method thereof.

背景技术Background technique

有源矩阵驱动的LCD显示技术利用了液晶的双极性偏振特点,通过施加电场控制液晶分子的排列方向,实现对背光源光路行进方向的开关作用。一般采用薄膜晶体管(TFT)来控制每个像素内的电场。TFT中常用的半导体材料包括非晶硅、氧化物和多晶硅等,其中氧化物半导体由于较高的迁移率和较为简化的工艺道数,在大尺寸、高分辨率和高刷新率等高阶显示技术中具有独一无二的优势。The LCD display technology driven by active matrix utilizes the bipolar polarization characteristics of liquid crystal, and controls the arrangement direction of the liquid crystal molecules by applying an electric field, so as to realize the switching effect on the traveling direction of the light path of the backlight source. Thin film transistors (TFTs) are typically used to control the electric field within each pixel. Semiconductor materials commonly used in TFTs include amorphous silicon, oxide and polysilicon, among which oxide semiconductors are used in high-order displays such as large size, high resolution and high refresh rate due to their higher mobility and simpler number of processes. Technology has unique advantages.

现有技术中,LCD中应用较为广泛的氧化物TFT结构为背沟道蚀刻型(BCE)结构,但是,采用氧化物半导体作为有源层的TFT对光照比较敏感,在光线照射下容易产生光生载流子,不利于TFT器件的光照稳定性。In the prior art, the widely used oxide TFT structure in the LCD is the back-channel etched (BCE) structure. However, the TFT using an oxide semiconductor as the active layer is sensitive to light, and it is easy to generate photogenerated light under light irradiation. The carrier is not conducive to the light stability of the TFT device.

发明内容SUMMARY OF THE INVENTION

本申请实施例提供一种TFT基板及其制作方法,TFT基板中有源层的侧面和背面均设置了遮光保护结构,可以避免光线从侧面和背面照射至有源层导致有源层中产生光生载流子,提升了TFT器件的光照稳定性。The embodiments of the present application provide a TFT substrate and a manufacturing method thereof. The side and back of the active layer in the TFT substrate are provided with light-shielding protection structures, which can prevent light from being irradiated to the active layer from the side and back, resulting in photo-generated generation in the active layer. carrier, which improves the light stability of the TFT device.

第一方面,本申请实施例提供一种TFT基板,包括:In a first aspect, an embodiment of the present application provides a TFT substrate, including:

衬底;substrate;

功能层,设于所述衬底的一侧,所述功能层包括栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,其中,所述第一遮光区和所述第二遮光区分别位于所述栅极的两侧,所述源极接触区设于所述第一遮光区远离所述栅极的一侧,所述漏极接触区设于所述第二遮光区远离所述栅极的一侧,所述栅极、所述源极接触区以及所述漏极接触区均为导电材料,所述第一遮光区和所述第二遮光区均为绝缘材料;A functional layer is provided on one side of the substrate, the functional layer includes a gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region, wherein the first light-shielding region and The second light-shielding regions are located on two sides of the gate, respectively, the source contact region is disposed on a side of the first light-shielding region away from the gate, and the drain contact region is disposed on the first light-shielding region. Two light-shielding regions are on the side away from the gate, the gate, the source contact region and the drain contact region are all conductive materials, and the first light-shielding region and the second light-shielding region are all conductive materials Insulation Materials;

栅极绝缘层,设于所述功能层远离所述衬底的一侧,所述栅极绝缘层上设有源极接触孔与漏极接触孔;a gate insulating layer, disposed on the side of the functional layer away from the substrate, and a source contact hole and a drain contact hole are arranged on the gate insulating layer;

有源层,设于所述栅极绝缘层远离所述功能层的一侧;an active layer, disposed on the side of the gate insulating layer away from the functional layer;

源漏极层,设于所述有源层远离所述栅极绝缘层的一侧,所述源漏极层包括源极和漏极,所述源极通过所述源极接触孔与所述源极接触区电性连接,所述漏极通过所述漏极接触孔与所述漏极接触区电性连接。A source and drain layer is provided on the side of the active layer away from the gate insulating layer, the source and drain layers include a source electrode and a drain electrode, the source electrode is connected to the source electrode through the source electrode contact hole The source contact region is electrically connected, and the drain electrode is electrically connected to the drain contact region through the drain contact hole.

在一些实施例中,所述栅极的材料、所述源极接触区的材料以及所述漏极接触区的材料均为金属,所述第一遮光区的材料和所述第二遮光区的材料均为金属氧化物。In some embodiments, the material of the gate electrode, the material of the source contact region, and the material of the drain contact region are all metals, and the material of the first light-shielding region and the material of the second light-shielding region are all metals. The materials are all metal oxides.

在一些实施例中,所述栅极的材料、所述源极接触区的材料以及所述漏极接触区的材料均为第一金属,所述第一遮光区的材料和所述第二遮光区的材料均为第一金属的氧化物。In some embodiments, the material of the gate electrode, the material of the source contact region, and the material of the drain contact region are all first metal, and the material of the first light-shielding region and the second light-shielding region The materials of the regions are all oxides of the first metal.

在一些实施例中,所述第一金属包括钼、铝、铜、钛中的一种或多种。In some embodiments, the first metal includes one or more of molybdenum, aluminum, copper, and titanium.

在一些实施例中,所述TFT基板还包括保护层,所述保护层覆盖所述源极、所述漏极以及所述有源层背离所述栅极绝缘层的一侧。In some embodiments, the TFT substrate further includes a protective layer covering the source electrode, the drain electrode and a side of the active layer away from the gate insulating layer.

在一些实施例中,所述有源层的材料为氧化物半导体。In some embodiments, the material of the active layer is an oxide semiconductor.

在一些实施例中,所述氧化物半导体包括铟镓锌氧化物、铟锡锌氧化物、铟镓锌锡氧化物、掺杂Nd的氧化铟氧化物、掺杂Sc的氧化铟中的一种或多种。In some embodiments, the oxide semiconductor includes one of indium gallium zinc oxide, indium tin zinc oxide, indium gallium zinc tin oxide, Nd-doped indium oxide, and Sc-doped indium oxide or more.

第二方面,本申请实施例提供一种TFT基板的制作方法,包括:In a second aspect, an embodiment of the present application provides a method for fabricating a TFT substrate, including:

提供衬底,在衬底上沉积金属层,对所述金属层进行图形化处理,得到功能层;providing a substrate, depositing a metal layer on the substrate, and patterning the metal layer to obtain a functional layer;

在所述功能层上定义出栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,其中,所述第一遮光区和所述第二遮光区分别位于所述栅极的两侧,所述源极接触区设于所述第一遮光区远离所述栅极的一侧,所述漏极接触区设于所述第二遮光区远离所述栅极的一侧;对所述第一遮光区和所述第二遮光区进行氧化处理,使所述第一遮光区和所述第二遮光区的材料由导电的金属材料转化为不导电的金属氧化物;A gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region are defined on the functional layer, wherein the first light-shielding region and the second light-shielding region are respectively located in the On both sides of the gate, the source contact region is arranged on a side of the first shielding region away from the gate, and the drain contact region is arranged at a side of the second shielding region away from the gate. side; performing oxidation treatment on the first light-shielding area and the second light-shielding area, so that the material of the first light-shielding area and the second light-shielding area is converted from a conductive metal material to a non-conductive metal oxide;

在所述功能层远离所述衬底的一侧设置栅极绝缘层,并且在所述栅极绝缘层上形成源极接触孔与漏极接触孔;A gate insulating layer is provided on the side of the functional layer away from the substrate, and a source contact hole and a drain contact hole are formed on the gate insulating layer;

在所述栅极绝缘层远离所述功能层的一侧设置有源层;An active layer is provided on a side of the gate insulating layer away from the functional layer;

在所述有源层远离所述栅极绝缘层的一侧设置源漏极层,所述源漏极层包括源极和漏极,所述源极通过所述源极接触孔与所述源极接触区电性连接,所述漏极通过所述漏极接触孔与所述漏极接触区电性连接。A source-drain layer is provided on a side of the active layer away from the gate insulating layer, the source-drain layer includes a source electrode and a drain electrode, and the source electrode is connected to the source electrode through the source electrode contact hole The electrode contact region is electrically connected, and the drain electrode is electrically connected to the drain contact region through the drain contact hole.

在一些实施例中,所述TFT基板的制作方法还包括:在所述源极、所述漏极以及所述有源层背离所述栅极绝缘层的一侧形成保护层,所述保护层覆盖所述源极、所述漏极以及所述有源层。In some embodiments, the method for fabricating the TFT substrate further includes: forming a protective layer on a side of the source electrode, the drain electrode and the active layer away from the gate insulating layer, the protective layer covering the source electrode, the drain electrode and the active layer.

本申请实施例提供的TFT基板,通过设置功能层包括栅极、第一遮光区、第二遮光区、源极接触区以及漏极接触区,并设置源极通过栅极绝缘层上的源极接触孔与源极接触区电性连接,漏极通过栅极绝缘层上的漏极接触孔与漏极接触区电性连接,使得有源层的侧面被源极和漏极遮挡,有源层的背面被功能层遮挡,也即是说,对有源层的侧面和背面进行全方位的遮光保护,避免光线从侧面和背面照射至有源层导致有源层中产生光生载流子,提升了TFT器件的光照稳定性。The TFT substrate provided by the embodiment of the present application includes a gate electrode, a first light-shielding region, a second light-shielding region, a source contact region and a drain contact region by arranging a functional layer, and the source electrode is arranged to pass through the source electrode on the gate insulating layer. The contact hole is electrically connected to the source contact area, and the drain is electrically connected to the drain contact area through the drain contact hole on the gate insulating layer, so that the side of the active layer is shielded by the source and drain, and the active layer The back of the active layer is blocked by the functional layer, that is to say, the side and back of the active layer are protected from light in an all-round way to prevent light from being irradiated to the active layer from the side and back, resulting in the generation of photogenerated carriers in the active layer. Illumination stability of TFT devices.

附图说明Description of drawings

为了更清楚地说明本申请实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍。显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to illustrate the technical solutions in the embodiments of the present application more clearly, the following briefly introduces the accompanying drawings that are used in the description of the embodiments. Obviously, the drawings in the following description are only some embodiments of the present application, and for those skilled in the art, other drawings can also be obtained from these drawings without creative effort.

图1为本申请实施例提供的TFT基板的结构示意图。FIG. 1 is a schematic structural diagram of a TFT substrate provided by an embodiment of the present application.

图2为本申请实施例提供的TFT基板的制作方法的流程图。FIG. 2 is a flowchart of a method for fabricating a TFT substrate according to an embodiment of the present application.

图3为本申请实施例提供的TFT基板的制作方法步骤S100的示意图。FIG. 3 is a schematic diagram of step S100 of a method for fabricating a TFT substrate provided by an embodiment of the present application.

图4为本申请实施例提供的TFT基板的制作方法步骤S200的示意图。FIG. 4 is a schematic diagram of step S200 of the method for fabricating a TFT substrate according to an embodiment of the present application.

图5为本申请实施例提供的TFT基板的制作方法步骤S300的示意图。FIG. 5 is a schematic diagram of step S300 of a method for fabricating a TFT substrate provided by an embodiment of the present application.

图6为本申请实施例提供的TFT基板的制作方法步骤S400的示意图。FIG. 6 is a schematic diagram of step S400 of a method for fabricating a TFT substrate provided by an embodiment of the present application.

图7为本申请实施例提供的TFT基板的制作方法步骤S500的示意图。FIG. 7 is a schematic diagram of step S500 of a method for fabricating a TFT substrate provided by an embodiment of the present application.

具体实施方式Detailed ways

下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application. Obviously, the described embodiments are only a part of the embodiments of the present application, but not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without creative efforts shall fall within the protection scope of this application.

请参阅图1,图1为本申请实施例提供的TFT基板的结构示意图,本申请实施例提供一种TFT基板100,包括衬底10、功能层20、栅极绝缘层30、有源层40以及源漏极层50。Please refer to FIG. 1 . FIG. 1 is a schematic structural diagram of a TFT substrate provided by an embodiment of the present application. An embodiment of the present application provides a TFT substrate 100 including a substrate 10 , a functional layer 20 , a gate insulating layer 30 , and an active layer 40 and the source and drain layers 50 .

功能层20设于衬底10的一侧,功能层20包括栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,其中,第一遮光区22和第二遮光区23分别位于栅极21的两侧,源极接触区24设于第一遮光区22远离栅极21的一侧,漏极接触区25设于第二遮光区23远离栅极21的一侧,栅极21、源极接触区24以及漏极接触区25均为导电材料,第一遮光区22和第二遮光区23均为绝缘材料。The functional layer 20 is disposed on one side of the substrate 10 , and the functional layer 20 includes a gate 21 , a first light-shielding region 22 , a second light-shielding region 23 , a source contact region 24 and a drain contact region 25 , wherein the first light-shielding region 22 and the second light-shielding region 23 are respectively located on both sides of the gate 21, the source contact region 24 is provided on the side of the first light-shielding region 22 away from the gate 21, and the drain contact region 25 is provided in the second light-shielding region 23 away from the gate On one side of the electrode 21 , the gate electrode 21 , the source contact region 24 and the drain contact region 25 are all conductive materials, and the first light shielding region 22 and the second light shielding region 23 are all insulating materials.

栅极绝缘层30设于功能层20远离衬底10的一侧,栅极绝缘层30上设有源极接触孔31与漏极接触孔32。The gate insulating layer 30 is disposed on the side of the functional layer 20 away from the substrate 10 , and the gate insulating layer 30 is provided with a source contact hole 31 and a drain contact hole 32 .

有源层40设于栅极绝缘层30远离功能层20的一侧。The active layer 40 is disposed on the side of the gate insulating layer 30 away from the functional layer 20 .

源漏极层50设于有源层40远离栅极绝缘层30的一侧,源漏极层50包括源极51和漏极52,源极51通过源极接触孔31与源极接触区24电性连接,漏极52通过漏极接触孔32与漏极接触区25电性连接。The source and drain layers 50 are disposed on the side of the active layer 40 away from the gate insulating layer 30 . The source and drain layers 50 include a source electrode 51 and a drain electrode 52 , and the source electrode 51 is connected to the source electrode contact region 24 through the source electrode contact hole 31 . Electrically connected, the drain 52 is electrically connected to the drain contact region 25 through the drain contact hole 32 .

可以理解的是,本申请实施例提供的TFT基板100,通过设置功能层20包括栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,并设置源极51通过栅极绝缘层30上的源极接触孔31与源极接触区24电性连接,漏极52通过栅极绝缘层30上的漏极接触孔32与漏极接触区25电性连接,使得有源层40的侧面被源极51和漏极52遮挡,有源层40的背面被功能层20遮挡,也即是说,对有源层40的侧面和背面进行了全方位的遮光保护,避免光线从侧面和背面照射至有源层40导致有源层40中产生光生载流子,提升了TFT器件的光照稳定性。It can be understood that the TFT substrate 100 provided by the embodiment of the present application includes a gate electrode 21 , a first light shielding region 22 , a second light shielding region 23 , a source contact region 24 and a drain contact region 25 by setting the functional layer 20 , and The source electrode 51 is arranged to be electrically connected to the source contact region 24 through the source contact hole 31 on the gate insulating layer 30 , and the drain electrode 52 is electrically connected to the drain contact region 25 through the drain contact hole 32 on the gate insulating layer 30 . so that the side of the active layer 40 is blocked by the source electrode 51 and the drain electrode 52, and the back side of the active layer 40 is blocked by the functional layer 20, that is to say, the side and back side of the active layer 40 are all-round. The shading protection can prevent light from being irradiated to the active layer 40 from the side and back surface, resulting in the generation of photo-generated carriers in the active layer 40 , which improves the illumination stability of the TFT device.

现有技术中,具有BCE结构的氧化物TFT广泛采用的有源层40为IGZO,IGZO主要通过缺陷态产生的氧空位导电,通过给金属与氧之间的键(M-O)一定的能量,氧(O)就会释放出来,因此采用IGZO作为有源层40的TFT对光照比较敏感,光照下容易产生光生载流子,不利于TFT器件的光照稳定性。而本申请通过对有源层40的侧面和背面进行全方位的遮光保护,可以显著提升TFT器件的光照稳定性。In the prior art, the active layer 40 widely used in oxide TFTs with a BCE structure is IGZO. IGZO conducts electricity mainly through oxygen vacancies generated by defect states. (O) will be released, so the TFT using IGZO as the active layer 40 is more sensitive to light, and photogenerated carriers are easily generated under light, which is not conducive to the light stability of the TFT device. However, in the present application, the light stability of the TFT device can be significantly improved by comprehensively shielding the side and back of the active layer 40 from light.

示例性地,栅极21的材料、源极接触区24的材料以及漏极接触区25的材料均为金属,第一遮光区22的材料和第二遮光区23的材料均为金属氧化物。Exemplarily, the material of the gate electrode 21 , the material of the source contact region 24 and the material of the drain contact region 25 are all metals, and the materials of the first light shielding region 22 and the material of the second light shielding region 23 are both metal oxides.

示例性地,栅极21的材料、源极接触区24的材料以及漏极接触区25的材料均为第一金属,第一遮光区22的材料和第二遮光区23的材料均为第一金属的氧化物。示例性地,第一金属包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。本申请实施例中,多种指的是两种或两种以上,例如三种、四种、五种等。Exemplarily, the material of the gate electrode 21 , the material of the source contact region 24 and the material of the drain contact region 25 are all the first metal, and the material of the first light-shielding region 22 and the material of the second light-shielding region 23 are all the first metal. Metal oxides. Illustratively, the first metal includes one or more of molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti). In the embodiments of the present application, multiple refers to two or more, such as three, four, five, and the like.

请结合图1,TFT基板100还可以包括保护层60,保护层60覆盖源极51、漏极52以及有源层40背离栅极绝缘层30的一侧。Please refer to FIG. 1 , the TFT substrate 100 may further include a protective layer 60 covering the source electrode 51 , the drain electrode 52 and the side of the active layer 40 away from the gate insulating layer 30 .

示例性地,保护层60的材料可以包括氧化硅(SiOx)和氮化硅(SiNx)中的一种或多种。Exemplarily, the material of the protective layer 60 may include one or more of silicon oxide (SiOx) and silicon nitride (SiNx).

示例性地,有源层40的材料可以为氧化物半导体,例如铟镓锌氧化物(IGZO)、铟锡锌氧化物(ITZO)、铟镓锌锡氧化物(IGZTO)、掺杂Nd的氧化铟氧化物(NdInOx)、掺杂Sc的氧化铟(ScInOx)等。Exemplarily, the material of the active layer 40 may be an oxide semiconductor, such as indium gallium zinc oxide (IGZO), indium tin zinc oxide (ITZO), indium gallium zinc tin oxide (IGZTO), Nd-doped oxide Indium oxide (NdInOx), Sc-doped indium oxide (ScInOx), etc.

请结合图1,源极51和漏极52分别搭接于有源层40的两侧,即源极51和漏极52均与有源层40电性连接。Please refer to FIG. 1 , the source electrode 51 and the drain electrode 52 are respectively overlapped on both sides of the active layer 40 , that is, the source electrode 51 and the drain electrode 52 are both electrically connected to the active layer 40 .

示例性地,TFT基板100还可以包括在保护层60上依次层叠设置的平坦层、公共电极、绝缘层以及像素电极,其中,保护层60、平坦层、绝缘层上设有搭接孔,使像素电极通过搭接孔与源极51或漏极52电性连接;示例性地,平坦层的材料可以包括可溶性聚四氟乙烯(PFA),公共电极和像素电极的材料可以均为氧化铟锡(ITO),绝缘层的材料可以为氮化硅(SiNx)。Exemplarily, the TFT substrate 100 may further include a flat layer, a common electrode, an insulating layer, and a pixel electrode sequentially stacked on the protective layer 60, wherein the protective layer 60, the flat layer, and the insulating layer are provided with overlapping holes, so that the The pixel electrode is electrically connected to the source electrode 51 or the drain electrode 52 through the tap hole; for example, the material of the flat layer may include soluble polytetrafluoroethylene (PFA), and the material of the common electrode and the pixel electrode may both be indium tin oxide (ITO), the material of the insulating layer may be silicon nitride (SiN x ).

请参阅图2,图2为本申请实施例提供的TFT基板的制作方法的流程图。本申请实施例提供一种TFT基板的制作方法,该制作方法可以制作上述任一实施例中的TFT基板100,制作方法包括:Please refer to FIG. 2 , which is a flowchart of a method for fabricating a TFT substrate according to an embodiment of the present application. An embodiment of the present application provides a method for fabricating a TFT substrate, and the fabrication method can fabricate the TFT substrate 100 in any of the above embodiments. The fabrication method includes:

S100,请参阅图3,提供衬底10,在衬底10上沉积金属层,对金属层进行图形化处理,得到功能层20。S100 , referring to FIG. 3 , a substrate 10 is provided, a metal layer is deposited on the substrate 10 , and the metal layer is patterned to obtain a functional layer 20 .

示例性地,衬底10为玻璃基板。Illustratively, the substrate 10 is a glass substrate.

示例性地,金属层的材料可以包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。Exemplarily, the material of the metal layer may include one or more of molybdenum (Mo), aluminum (Al), copper (Cu), and titanium (Ti).

S200,请参阅图4,在功能层20上定义出栅极21、第一遮光区22、第二遮光区23、源极接触区24以及漏极接触区25,其中,第一遮光区22和第二遮光区23分别位于栅极21的两侧,源极接触区24设于第一遮光区22远离栅极21的一侧,漏极接触区25设于第二遮光区23远离栅极21的一侧;对第一遮光区22和第二遮光区23进行氧化处理,使第一遮光区22和第二遮光区23的材料由导电的金属材料转化为不导电的金属氧化物。S200 , please refer to FIG. 4 , a gate electrode 21 , a first light-shielding region 22 , a second light-shielding region 23 , a source contact region 24 and a drain contact region 25 are defined on the functional layer 20 , wherein the first light-shielding region 22 and the drain contact region 25 are defined. The second light-shielding regions 23 are respectively located on both sides of the gate 21 , the source contact region 24 is disposed on the side of the first light-shielding region 22 away from the gate 21 , and the drain contact region 25 is disposed in the second light-shielding region 23 away from the gate 21 . The first shading area 22 and the second shading area 23 are oxidized, so that the material of the first shading area 22 and the second shading area 23 is converted from a conductive metal material to a non-conductive metal oxide.

S300,请参阅图5,在功能层20远离衬底10的一侧设置栅极绝缘层30,并且在栅极绝缘层30上形成源极接触孔31与漏极接触孔32。S300 , please refer to FIG. 5 , a gate insulating layer 30 is provided on the side of the functional layer 20 away from the substrate 10 , and a source contact hole 31 and a drain contact hole 32 are formed on the gate insulating layer 30 .

示例性地,可以采用化学气相沉积(CVD)的方式来制备栅极绝缘层30,栅极绝缘层30可以为氧化硅(SiOx)层或氮化硅(SiNx)层,也可以为氧化硅(SiOx)层和氮化硅(SiNx)层的叠层结构。Exemplarily, the gate insulating layer 30 may be prepared by chemical vapor deposition (CVD), and the gate insulating layer 30 may be a silicon oxide (SiO x ) layer or a silicon nitride (SiN x ) layer, or an oxide layer. A stacked structure of a silicon (SiO x ) layer and a silicon nitride (SiN x ) layer.

S400,请参阅图6,在栅极绝缘层30远离功能层20的一侧设置有源层40。S400 , please refer to FIG. 6 , the active layer 40 is disposed on the side of the gate insulating layer 30 away from the functional layer 20 .

示例性地,可以采用物理气相沉积(PVD)的方式来沉积有源层40,并对有源层40进行退火处理。示例性地,有源层40的材料可以为氧化物半导体,例如铟镓锌氧化物(IGZO)、铟锡锌氧化物(ITZO)、铟镓锌锡氧化物(IGZTO)、掺杂Nd的氧化铟氧化物(NdInOx)、掺杂Sc的氧化铟(ScInOx)等。Exemplarily, the active layer 40 may be deposited by physical vapor deposition (PVD), and the active layer 40 may be annealed. Exemplarily, the material of the active layer 40 may be an oxide semiconductor, such as indium gallium zinc oxide (IGZO), indium tin zinc oxide (ITZO), indium gallium zinc tin oxide (IGZTO), Nd-doped oxide Indium oxide (NdInO x ), Sc-doped indium oxide (ScInO x ), and the like.

S500,请参阅图7,在有源层40远离栅极绝缘层30的一侧设置源漏极层50,源漏极层50包括源极51和漏极52,源极51通过源极接触孔31与源极接触区24电性连接,漏极52通过漏极接触孔32与漏极接触区25电性连接。S500 , please refer to FIG. 7 , a source-drain layer 50 is provided on the side of the active layer 40 away from the gate insulating layer 30 , the source-drain layer 50 includes a source electrode 51 and a drain electrode 52 , and the source electrode 51 passes through the source contact hole 31 is electrically connected to the source contact region 24 , and the drain 52 is electrically connected to the drain contact region 25 through the drain contact hole 32 .

示例性地,源漏极层50的材料可以包括钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种。Exemplarily, the material of the source and drain layers 50 may include one or more of molybdenum (Mo), aluminum (Al), copper (Cu), and titanium (Ti).

在S500之后,本申请实施例提供的TFT基板的制作方法还可以包括:After S500, the manufacturing method of the TFT substrate provided by the embodiment of the present application may further include:

S600,请结合图1,在源极51、漏极52以及有源层40背离栅极绝缘层30的一侧形成保护层60,保护层60覆盖源极51、漏极52以及有源层40。S600 , referring to FIG. 1 , a protective layer 60 is formed on the side of the source electrode 51 , the drain electrode 52 and the active layer 40 away from the gate insulating layer 30 , and the protective layer 60 covers the source electrode 51 , the drain electrode 52 and the active layer 40 .

示例性地,在S600之后,本申请实施例提供的TFT基板的制作方法还可以包括:Exemplarily, after S600, the manufacturing method of the TFT substrate provided in the embodiment of the present application may further include:

S700,在保护层60上依次层叠设置平坦层、公共电极、绝缘层,并且在保护层60、平坦层、绝缘层上设有搭接孔;S700, a flat layer, a common electrode, and an insulating layer are sequentially stacked on the protective layer 60, and overlapping holes are provided on the protective layer 60, the flat layer, and the insulating layer;

S800,在绝缘层上远离公共电极的一侧设置像素电极,使像素电极通过搭接孔与源极51或漏极52电性连接。S800 , a pixel electrode is arranged on the insulating layer on a side away from the common electrode, so that the pixel electrode is electrically connected to the source electrode 51 or the drain electrode 52 through a lap hole.

示例性地,平坦层的材料可以包括可溶性聚四氟乙烯(PFA),公共电极和像素电极的材料可以均为氧化铟锡(ITO),绝缘层的材料可以为氮化硅(SiNx)。Exemplarily, the material of the flat layer may include soluble polytetrafluoroethylene (PFA), the material of the common electrode and the pixel electrode may be indium tin oxide (ITO), and the material of the insulating layer may be silicon nitride (SiN x ).

以上对本申请实施例提供的TFT基板及其制作方法进行了详细介绍。本文中应用了具体个例对本申请的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本申请。同时,对于本领域的技术人员,依据本申请的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本申请的限制。The TFT substrate and the fabrication method thereof provided by the embodiments of the present application are described in detail above. The principles and implementations of the present application are described herein by using specific examples, and the descriptions of the above embodiments are only used to help the understanding of the present application. At the same time, for those skilled in the art, according to the idea of the present application, there will be changes in the specific embodiments and application scope. To sum up, the content of this specification should not be construed as a limitation to the present application.

Claims (10)

1. A TFT substrate, comprising:
a substrate;
the functional layer is arranged on one side of the substrate and comprises a grid electrode, a first shading area, a second shading area, a source electrode contact area and a drain electrode contact area, wherein the first shading area and the second shading area are respectively positioned on two sides of the grid electrode, the source electrode contact area is arranged on one side, far away from the grid electrode, of the first shading area, the drain electrode contact area is arranged on one side, far away from the grid electrode, of the second shading area, the grid electrode, the source electrode contact area and the drain electrode contact area are all made of conducting materials, and the first shading area and the second shading area are all made of insulating materials;
the grid insulating layer is arranged on one side, far away from the substrate, of the functional layer, and a source contact hole and a drain contact hole are formed in the grid insulating layer;
the active layer is arranged on one side, far away from the functional layer, of the gate insulating layer;
the source drain layer is arranged on one side, far away from the grid insulating layer, of the active layer and comprises a source electrode and a drain electrode, the source electrode is electrically connected with the source electrode contact area through the source electrode contact hole, and the drain electrode is electrically connected with the drain electrode contact area through the drain electrode contact hole.
2. The TFT substrate of claim 1, wherein the gate electrode, the source contact region, and the drain contact region are all made of metal, and the first light-shielding region and the second light-shielding region are all made of metal oxide.
3. The TFT substrate of claim 2, wherein the gate electrode, the source contact region, and the drain contact region are all made of a first metal, and the first light-shielding region and the second light-shielding region are all made of an oxide of the first metal.
4. The TFT substrate of claim 3, wherein the first metal comprises one or more of molybdenum, aluminum, copper, and titanium.
5. The TFT substrate of claim 1, further comprising a protective layer covering the source electrode, the drain electrode, and a side of the active layer facing away from the gate insulating layer.
6. The TFT substrate according to claim 1, wherein a material of the active layer is an oxide semiconductor.
7. The TFT substrate of claim 6, wherein the oxide semiconductor comprises one or more of indium gallium zinc oxide, indium tin zinc oxide, indium gallium zinc tin oxide, Nd doped indium oxide, Sc doped indium oxide.
8. A method for manufacturing a TFT substrate is characterized by comprising the following steps:
providing a substrate, depositing a metal layer on the substrate, and carrying out graphical processing on the metal layer to obtain a functional layer;
defining a grid electrode, a first shading area, a second shading area, a source electrode contact area and a drain electrode contact area on the functional layer, wherein the first shading area and the second shading area are respectively positioned at two sides of the grid electrode, the source electrode contact area is arranged at one side of the first shading area far away from the grid electrode, and the drain electrode contact area is arranged at one side of the second shading area far away from the grid electrode; carrying out oxidation treatment on the first light-shielding area and the second light-shielding area, so that materials of the first light-shielding area and the second light-shielding area are converted into non-conductive metal oxides from conductive metal materials;
arranging a grid electrode insulating layer on one side of the functional layer far away from the substrate, and forming a source electrode contact hole and a drain electrode contact hole on the grid electrode insulating layer;
an active layer is arranged on one side, far away from the functional layer, of the gate insulating layer;
and arranging a source drain layer on one side of the active layer, which is far away from the gate insulating layer, wherein the source drain layer comprises a source electrode and a drain electrode, the source electrode is electrically connected with the source electrode contact area through the source electrode contact hole, and the drain electrode is electrically connected with the drain electrode contact area through the drain electrode contact hole.
9. The method of claim 8, wherein the metal layer comprises one or more of molybdenum, aluminum, copper, and titanium.
10. The method of manufacturing a TFT substrate as claimed in claim 8, further comprising: and forming a protective layer on the source electrode, the drain electrode and one side of the active layer, which is far away from the gate insulating layer, wherein the protective layer covers the source electrode, the drain electrode and the active layer.
CN202210064257.8A 2022-01-20 2022-01-20 TFT substrate and manufacturing method thereof Pending CN114447119A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210064257.8A CN114447119A (en) 2022-01-20 2022-01-20 TFT substrate and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210064257.8A CN114447119A (en) 2022-01-20 2022-01-20 TFT substrate and manufacturing method thereof

Publications (1)

Publication Number Publication Date
CN114447119A true CN114447119A (en) 2022-05-06

Family

ID=81368102

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210064257.8A Pending CN114447119A (en) 2022-01-20 2022-01-20 TFT substrate and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN114447119A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115101545A (en) * 2022-08-23 2022-09-23 惠科股份有限公司 Display panel and driving substrate thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115101545A (en) * 2022-08-23 2022-09-23 惠科股份有限公司 Display panel and driving substrate thereof
CN115101545B (en) * 2022-08-23 2023-01-31 惠科股份有限公司 Display panel and its driving substrate

Similar Documents

Publication Publication Date Title
US10707236B2 (en) Array substrate, manufacturing method therefor and display device
CN105489552B (en) The production method of LTPS array substrates
US10658446B2 (en) Method for manufacturing OLED backplane comprising active layer formed of first, second, and third oxide semiconductor layers
WO2019010960A1 (en) Array substrate, preparation method therefor, display panel and display device
US9748276B2 (en) Thin film transistor and method of manufacturing the same, array substrate and display device
CN105702623B (en) Manufacturing method of TFT array substrate
CN102790012A (en) Array substrate and manufacturing method thereof as well as display equipment
CN102064109B (en) Thin film transistor and manufacturing method thereof
CN104465783A (en) Thin film transistor and method of manufacturing same
JP2015521383A (en) THIN FILM TRANSISTOR ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY PANEL, AND DISPLAY DEVICE
CN107871753B (en) Array substrate and preparation method thereof
CN110148601B (en) A kind of array substrate, its manufacturing method and display device
CN105470197A (en) Production method of low temperature poly silicon array substrate
CN105206626B (en) Array substrate and preparation method thereof, display device
WO2019061813A1 (en) Esl-type tft substrate and manufacturing method therefor
US20150115258A1 (en) Array substrate for liquid crystal display device and method of manufacturing the same
WO2013086909A1 (en) Array substrate, preparation method therefor and display device
KR102318054B1 (en) TFT substrate and manufacturing method thereof
CN106356306A (en) Top gate type thin film transistor and production method thereof
CN106449655A (en) Thin film transistor array substrate and manufacturing method thereof
CN103337462B (en) Preparation method of thin film transistor
CN113054036A (en) Thin film transistor, preparation method thereof, display panel and display device
CN105679705A (en) Manufacturing method of array substrate
CN111739841A (en) In-cell touch panel with top gate structure and fabrication method thereof
CN113629070B (en) Array substrate, manufacturing method of array substrate, and display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination