[go: up one dir, main page]

CN113540296B - Manufacturing method of LED epitaxial wafer suitable for small-space display screen - Google Patents

Manufacturing method of LED epitaxial wafer suitable for small-space display screen Download PDF

Info

Publication number
CN113540296B
CN113540296B CN202110820277.9A CN202110820277A CN113540296B CN 113540296 B CN113540296 B CN 113540296B CN 202110820277 A CN202110820277 A CN 202110820277A CN 113540296 B CN113540296 B CN 113540296B
Authority
CN
China
Prior art keywords
growing
layer
temperature
reaction cavity
flow rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110820277.9A
Other languages
Chinese (zh)
Other versions
CN113540296A (en
Inventor
徐平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiangneng Hualei Optoelectrical Co Ltd
Original Assignee
Xiangneng Hualei Optoelectrical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiangneng Hualei Optoelectrical Co Ltd filed Critical Xiangneng Hualei Optoelectrical Co Ltd
Priority to CN202110820277.9A priority Critical patent/CN113540296B/en
Publication of CN113540296A publication Critical patent/CN113540296A/en
Application granted granted Critical
Publication of CN113540296B publication Critical patent/CN113540296B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0133Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
    • H10H20/01335Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/811Bodies having quantum effect structures or superlattices, e.g. tunnel junctions
    • H10H20/812Bodies having quantum effect structures or superlattices, e.g. tunnel junctions within the light-emitting regions, e.g. having quantum confinement structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142Two-dimensional arrangements, e.g. asymmetric LED layout

Landscapes

  • Led Devices (AREA)

Abstract

The application discloses a manufacturing method of an LED epitaxial wafer suitable for a small-space display screen, which sequentially comprises the following steps: the method comprises the steps of processing a substrate, growing a low-temperature GaN buffer layer, growing an undoped GaN layer, growing an N-type GaN layer doped with Si, growing a multi-quantum well layer, growing an AlGaN electron blocking layer and growing a P-type GaN layer doped with Mg, and cooling, wherein the growing of the multi-quantum well layer sequentially comprises the steps of introducing a TMIn source, growing MQWs1 and growing MQWs2, the growing of the MQWs1 comprises the steps of sequentially growing an InGaN well layer and an In xAlyMg(1‑x‑y) layer, and the growing of the MQWs2 comprises the steps of sequentially growing a GaO layer and a GaN barrier layer. The application reduces the blue shift of the wavelength and improves the brightness of the LED by adopting a novel manufacturing method of the LED epitaxial wafer, and is particularly suitable for manufacturing a small-space display screen.

Description

适用于小间距显示屏的LED外延片制作方法LED epitaxial wafer manufacturing method suitable for small pitch display screen

技术领域Technical Field

本发明属于LED技术领域,具体涉及一种适用于小间距显示屏的LED外延片制作方法。The invention belongs to the technical field of LEDs, and in particular relates to a method for manufacturing an LED epitaxial wafer suitable for a small-pitch display screen.

背景技术Background technique

发光二极管(Light-Emitting Diode,LED)是一种将电能转化为光能的半导体电子器件。当LED有电流流过时,LED中的电子与空穴在其多量子阱内复合而发出单色光。LED作为一种高效、环保、绿色新型固态照明光源,除了目前已被广泛用作室内外照明,还被广泛应用于交通信号灯、汽车灯、室内外照明和小间距显示屏。Light-Emitting Diode (LED) is a semiconductor electronic device that converts electrical energy into light energy. When current flows through the LED, the electrons and holes in the LED recombine in its multi-quantum wells to emit monochromatic light. As a new type of efficient, environmentally friendly, green solid-state lighting source, LED is currently widely used for indoor and outdoor lighting, as well as traffic lights, car lights, indoor and outdoor lighting, and small-pitch display screens.

当前的LED量子阱生长方法中,材料的禁带宽度受到限制,量子阱中基态升高,LED的发光波长容易向短波方向移动,即发生蓝移。当小间距显示屏中注入不同大小电流改变发光强度时,LED发光波长的蓝移量会出现较大差别,无法满足小间距显示屏的应用需要。In the current LED quantum well growth method, the bandgap width of the material is limited, the ground state in the quantum well increases, and the LED's emission wavelength tends to move toward the short-wave direction, that is, blue shift occurs. When different currents are injected into the small-pitch display to change the luminous intensity, the amount of blue shift of the LED's emission wavelength will vary greatly, which cannot meet the application needs of small-pitch display screens.

综上所述,急需研发新的LED芯片制作方法,减少波长蓝移,并提高LED的亮度,以满足小间距显示屏的应用需要。In summary, it is urgent to develop new LED chip manufacturing methods to reduce wavelength blue shift and increase LED brightness to meet the application needs of small-pitch display screens.

发明内容Summary of the invention

本发明通过采用新的LED外延片制作方法来减少波长蓝移,并提高LED的亮度。The invention adopts a new method for manufacturing LED epitaxial wafers to reduce wavelength blue shift and improve the brightness of LEDs.

本发明的适用于小间距显示屏的LED外延片制作方法,依次包括:处理衬底、生长低温GaN缓冲层、生长非掺杂GaN层、生长掺杂Si的N型GaN层、生长多量子阱层、生长AlGaN电子阻挡层、生长掺杂Mg的P型GaN层和降温冷却,The method for manufacturing an LED epitaxial wafer suitable for a small pitch display screen of the present invention comprises the following steps: processing a substrate, growing a low-temperature GaN buffer layer, growing a non-doped GaN layer, growing a Si-doped N-type GaN layer, growing a multi-quantum well layer, growing an AlGaN electron blocking layer, growing a Mg-doped P-type GaN layer, and cooling the substrate.

所述生长多量子阱层依次包括:通入TMIn源、生长MQWs1和生长MQWs2;其中,The growing of the multi-quantum well layer includes: introducing a TMIn source, growing MQWs1 and growing MQWs2 in sequence; wherein,

所述通入TMIn源,具体为:The introduction of the TMIn source is specifically:

将反应腔压力控制在300-320mbar,反应腔温度控制在680-700℃,通入600-700sccm的TMIn源,通入时间为10-20s;The reaction chamber pressure is controlled at 300-320 mbar, the reaction chamber temperature is controlled at 680-700°C, and 600-700 sccm of TMIn source is introduced for 10-20 seconds;

所述生长MQWs1包括依次生长InGaN阱层和InxAlyMg(1-x-y)层,具体为:The growing of MQWs1 includes sequentially growing an InGaN well layer and an InxAlyMg (1-xy) layer, specifically:

反应腔压力保持不变,升高反应腔温度至900-950℃,通入NH3、TMGa以及TMIn,周期性中断In源和Ga源生长厚度为D1的InGaN阱层,在InGaN阱层生长过程中,TMIn中断和通入反应腔的时间分别是6s和3s,TMGa中断和通入反应腔的时间分别是10s和15s;The pressure in the reaction chamber remains unchanged, the temperature of the reaction chamber is increased to 900-950°C, NH 3 , TMGa and TMIn are introduced, and the In source and Ga source are periodically interrupted to grow an InGaN well layer with a thickness of D 1. During the growth of the InGaN well layer, the time for TMIn to be interrupted and introduced into the reaction chamber is 6s and 3s respectively, and the time for TMGa to be interrupted and introduced into the reaction chamber is 10s and 15s respectively;

反应腔压力保持不变,降低反应腔温度至700-720℃,通入TMIn、Cp2Mg、TMAl以及H2,在所述InGaN阱层上面生长厚度为D2的InxAlyMg(1-x-y)层,x的取值范围为0.1-0.2,y的取值范围为0.3-0.45;The reaction chamber pressure remains unchanged, the reaction chamber temperature is reduced to 700-720°C, TMIn, Cp 2 Mg, TMAl and H 2 are introduced, and an In x Aly Mg (1-xy) layer with a thickness of D 2 is grown on the InGaN well layer, where the value range of x is 0.1-0.2 and the value range of y is 0.3-0.45;

所述生长MQWs2包括依次生长GaO层和GaN垒层,具体为:The growing of MQWs2 includes sequentially growing a GaO layer and a GaN barrier layer, specifically:

保持反应腔压力不变,降低反应腔温度至620℃-640℃,通入N2和H2作为载气,同时通入NH3、TMGa以及O2,通入时间为18-28s,让TMGa和O2充分裂解,使裂解的Ga、O原子在所述InxAlyMg(1-x-y)层上面结合生成厚度为D3的GaO层,裂解过程中将Ga原子摩尔含量从20%提高至40%,同时裂解的H、N、C原子随载气输送至尾管排出反应室;Keeping the pressure of the reaction chamber unchanged, lowering the temperature of the reaction chamber to 620°C-640°C, introducing N2 and H2 as carrier gases, and introducing NH3 , TMGa and O2 at the same time for 18-28s, allowing TMGa and O2 to be fully cracked, so that the cracked Ga and O atoms are combined on the InxAlyMg (1-xy) layer to form a GaO layer with a thickness of D3 , and the molar content of Ga atoms is increased from 20% to 40% during the cracking process, and the cracked H, N, and C atoms are transported to the tail pipe with the carrier gas to be discharged from the reaction chamber;

升高反应腔温度至800℃-820℃,升高反应腔压力至400-440mbar,通入NH3、TMGa及N2,周期性中断Ga源在所述GaO层上面生长厚度为D4的GaN垒层,在GaN垒层生长过程中,TMGa中断和通入反应腔的时间分别是8s和4s;The temperature of the reaction chamber is increased to 800-820°C, the pressure of the reaction chamber is increased to 400-440 mbar, NH 3 , TMGa and N 2 are introduced, and the Ga source is periodically interrupted to grow a GaN barrier layer with a thickness of D 4 on the GaO layer. During the growth of the GaN barrier layer, the time for TMGa to be interrupted and introduced into the reaction chamber is 8s and 4s respectively;

其中,D3+D4=1.5(D1+D2);Wherein, D 3 +D 4 =1.5(D 1 +D 2 );

周期性依次进行通入TMIn源、生长MQWs1以及生长MQWs2的步骤,周期数为2-11个。The steps of introducing TMIn source, growing MQWs1 and growing MQWs2 are performed periodically in sequence, and the number of cycles is 2-11.

优选地,所述处理衬底的具体过程为:Preferably, the specific process of processing the substrate is:

在1000℃-1100℃的温度下,通入100-130L/min的H2,保持反应腔压力100-300mbar,处理蓝宝石衬底5-10min。At a temperature of 1000° C. to 1100° C., 100-130 L/min of H 2 is introduced, the pressure in the reaction chamber is maintained at 100-300 mbar, and the sapphire substrate is treated for 5-10 minutes.

优选地,所述生长低温GaN缓冲层的具体过程为:Preferably, the specific process of growing the low-temperature GaN buffer layer is:

降温至500-600℃,保持反应腔压力300-600mbar,通入流量为10000-20000sccm的NH3、50-100sccm的TMGa及100-130L/min的H2,在蓝宝石衬底上生长厚度为20-40nm的低温GaN缓冲层;Cooling to 500-600°C, maintaining the reaction chamber pressure at 300-600 mbar, introducing 10000-20000 sccm of NH 3 , 50-100 sccm of TMGa and 100-130 L/min of H 2 , growing a low-temperature GaN buffer layer with a thickness of 20-40 nm on a sapphire substrate;

升高温度到1000-1100℃,保持反应腔压力300-600mbar,通入流量为30000-40000sccm的NH3和100-130L/min的H2,保温300-500s,将低温GaN缓冲层腐蚀成不规则岛形。The temperature is raised to 1000-1100°C, the pressure of the reaction chamber is maintained at 300-600 mbar, NH 3 with a flow rate of 30000-40000 sccm and H 2 with a flow rate of 100-130 L/min are introduced, and the temperature is kept for 300-500 seconds to etch the low-temperature GaN buffer layer into irregular islands.

优选地,所述生长非掺杂GaN层的具体过程为:Preferably, the specific process of growing the undoped GaN layer is:

升高温度到1000-1200℃,保持反应腔压力300-600mbar,通入流量为30000-40000sccm的NH3、200-400sccm的TMGa及100-130L/min的H2,持续生长2-4μm的非掺杂GaN层。The temperature is raised to 1000-1200° C., the pressure of the reaction chamber is maintained at 300-600 mbar, NH 3 at a flow rate of 30000-40000 sccm, TMGa at a flow rate of 200-400 sccm and H 2 at a flow rate of 100-130 L/min are introduced, and a 2-4 μm non-doped GaN layer is continuously grown.

优选地,所述生长掺杂Si的GaN层的具体过程为:Preferably, the specific process of growing the Si-doped GaN layer is:

保持反应腔压力300-600mbar,保持温度1000-1200℃,通入流量为30000-60000sccm的NH3、200-400sccm的TMGa、100-130L/min的H2及20-50sccm的SiH4,持续生长3m-4μm掺杂Si的N型GaN层,其中,Si掺杂浓度5E18-5E19atoms/cm3The reaction chamber pressure is maintained at 300-600 mbar, the temperature is maintained at 1000-1200°C, NH 3 with a flow rate of 30000-60000 sccm, TMGa with a flow rate of 200-400 sccm, H 2 with a flow rate of 100-130 L/min, and SiH 4 with a flow rate of 20-50 sccm, and a 3m-4μm Si-doped N-type GaN layer is continuously grown, wherein the Si doping concentration is 5E18-5E19 atoms/cm 3 .

优选地,所述生长AlGaN电子阻挡层的具体过程为:Preferably, the specific process of growing the AlGaN electron blocking layer is:

在温度为900-950℃,反应腔压力为200-400mbar,通入50000-70000sccm的NH3、30-60sccm的TMGa、100-130L/min的H2、100-130sccm的TMAl、1000-1300sccm的Cp2Mg的条件下,生长所述AlGaN电子阻挡层,所述AlGaN层的厚度为40-60nm,其中,Mg掺杂的浓度为1E19-1E20atoms/cm3The AlGaN electron blocking layer is grown at a temperature of 900-950°C, a reaction chamber pressure of 200-400 mbar, and 50000-70000 sccm of NH 3 , 30-60 sccm of TMGa, 100-130 L/min of H 2 , 100-130 sccm of TMAl, and 1000-1300 sccm of Cp 2 Mg are introduced. The thickness of the AlGaN layer is 40-60 nm, and the concentration of Mg doping is 1E19-1E20 atoms/cm 3 .

优选地,所述生长掺杂Mg的P型GaN层的具体过程为:Preferably, the specific process of growing the Mg-doped P-type GaN layer is:

保持反应腔压力400-900mbar、温度950-1000℃,通入流量为50000-70000sccm的NH3、20-100sccm的TMGa、100-130L/min的H2及1000-3000sccm的Cp2Mg,持续生长50-200nm的掺杂Mg的P型GaN层,其中,Mg掺杂浓度1E19-1E20atoms/cm3The reaction chamber pressure is maintained at 400-900 mbar and the temperature is maintained at 950-1000°C. 50000-70000 sccm of NH 3 , 20-100 sccm of TMGa, 100-130 L/min of H 2 and 1000-3000 sccm of Cp 2 Mg are introduced to continuously grow a 50-200 nm Mg-doped P-type GaN layer, wherein the Mg doping concentration is 1E19-1E20 atoms/cm 3 .

优选地,所述降温冷却的具体过程为:Preferably, the specific process of cooling down is:

降温至650-680℃,保温20-30min,关闭加热系统、关闭给气系统,随炉冷却。Cool down to 650-680℃, keep warm for 20-30min, turn off the heating system and gas supply system, and cool with the furnace.

相比于传统的生长方法,本发明中的适用于小间距显示屏的LED外延片制作方法达到了如下效果:Compared with the traditional growth method, the LED epitaxial wafer manufacturing method suitable for small pitch display screens in the present invention achieves the following effects:

1、本发明在生长InGaN量子阱前通入TMIn源有利于修复InGaN量子阱粗糙的界面,且抑制了InGaN量子阱中V形坑、In团簇等缺陷的形成,从而提升量子阱的生长质量。1. The present invention introduces a TMIn source before growing the InGaN quantum well, which is beneficial to repairing the rough interface of the InGaN quantum well and inhibits the formation of defects such as V-shaped pits and In clusters in the InGaN quantum well, thereby improving the growth quality of the quantum well.

2、本发明采用周期性中断In源和Ga源的方法生长InGaN阱层,使得LED发光强度得到显著提高,这可以解释为在通过传统方法生长InGaN量子阱的过程中,由于N源不足容易在生长界面形成In团簇、In滴等,在关闭In源和Ga源中断生长过程中,热分解以及N源的继续供给,有助于消除表面的In团簇、In滴等缺陷,从而提高量子阱质量,提升LED的光电性能。2. The present invention adopts a method of periodically interrupting the In source and the Ga source to grow the InGaN well layer, so that the luminous intensity of the LED is significantly improved. This can be explained by the fact that in the process of growing the InGaN quantum well by the traditional method, due to insufficient N source, In clusters, In droplets, etc. are easily formed on the growth interface. When the In source and the Ga source are turned off to interrupt the growth process, thermal decomposition and the continued supply of N source help to eliminate defects such as In clusters and In droplets on the surface, thereby improving the quality of the quantum well and enhancing the photoelectric performance of the LED.

3、本发明在量子阱层中采用裂解法引入生长GaO层,并控制裂解过程中Ga原子摩尔含量从20%提高至40%,可以促使多量子阱层中Ga原子集合和N原子集合的质心重合,从而形成偶极子,在层材料内部产生自发极化,形成内建电场,该内建电场将促进量子阱中载流子的注入,减少量子限制斯塔克效应,使得能带平滑,从而减少波长蓝移。3. The present invention adopts a cracking method to introduce a growing GaO layer in the quantum well layer, and controls the molar content of Ga atoms to increase from 20% to 40% during the cracking process, which can cause the center of mass of the Ga atom set and the N atom set in the multi-quantum well layer to coincide, thereby forming a dipole, generating spontaneous polarization inside the layer material, and forming a built-in electric field. The built-in electric field will promote the injection of carriers in the quantum well, reduce the quantum-confined Stark effect, make the energy band smooth, and thus reduce the wavelength blue shift.

4、本发明在InGaN阱层后插入一层InxAlyMg(1-x-y)层,由于Al原子比In原子有更低的主量子数和更宽的轨道能隙,由原子轨道的线性合并效应,Al原子在InxAlyMg(1-x-y)中会形成“Al-In”键(或“In-Mg-Al”键)会增加InGaN的禁带宽度,促使量子阱中基态降低,减少LED的发光波长向短波方向移动,从而减少波长蓝移。4. The present invention inserts an In x Aly Mg (1-xy) layer after the InGaN well layer. Since Al atoms have a lower principal quantum number and a wider orbital energy gap than In atoms, due to the linear merging effect of atomic orbitals, Al atoms will form "Al-In" bonds (or "In-Mg-Al" bonds) in In x Aly Mg (1-xy) , which will increase the bandgap width of InGaN, cause the ground state in the quantum well to decrease, and reduce the light emitting wavelength of the LED to move toward the short-wave direction, thereby reducing the wavelength blue shift.

5、本发明将有源区量子阱结构分成两组,其中MQWs2的厚度是MQWs1厚度的1.5倍,可以提升外延片材料的晶格周期性以及材料界面特性,从而提升LED的性能,还能促使多量子阱中空穴和电子的分布中心轴重叠,提高电子向空穴跃迁的效率,从而提高LED芯片的发光效率。5. The present invention divides the active area quantum well structure into two groups, in which the thickness of MQWs2 is 1.5 times the thickness of MQWs1, which can improve the lattice periodicity of the epitaxial wafer material and the material interface characteristics, thereby improving the performance of the LED, and can also promote the overlap of the distribution center axes of holes and electrons in the multi-quantum wells, improve the efficiency of electron-to-hole transition, and thus improve the luminous efficiency of the LED chip.

6、本发明采用周期性中断Ga源的方法生长GaN垒层,可以有效减少材料生长缺陷,提高关键发光的MQWs2的晶体质量,此方法比传统GaN垒层生长方法能提升亮度约1.5%。6. The present invention adopts the method of periodically interrupting the Ga source to grow the GaN barrier layer, which can effectively reduce material growth defects and improve the crystal quality of the key luminescent MQWs2. This method can increase the brightness by about 1.5% compared with the traditional GaN barrier layer growth method.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

此处所说明的附图用来提供对本发明的进一步理解,构成本发明的一部分,本发明的示意性实施例及其说明用于解释本发明,并不构成对本发明的不当限定。在附图中:The drawings described herein are used to provide a further understanding of the present invention and constitute a part of the present invention. The exemplary embodiments of the present invention and their descriptions are used to explain the present invention and do not constitute an improper limitation of the present invention. In the drawings:

图1为本发明方法制备的LED外延的结构示意图;FIG1 is a schematic diagram of the structure of an LED epitaxially prepared by the method of the present invention;

图2为现有传统方法制备的LED外延的结构示意图;FIG2 is a schematic diagram of the structure of an LED epitaxially prepared by an existing conventional method;

其中,1、蓝宝石衬底,2、低温GaN缓冲层,3、非掺杂GaN层,4、N型GaN层,5、多量子阱层,6、AlGaN电子阻挡层,7、P型GaN层,51、InGaN阱层,52、InxAlyMg(1-x-y)层,53、GaO层,54、GaN垒层。Among them, 1. sapphire substrate, 2. low-temperature GaN buffer layer, 3. undoped GaN layer, 4. N-type GaN layer, 5. multi-quantum well layer, 6. AlGaN electron blocking layer, 7. P-type GaN layer, 51. InGaN well layer, 52. In x AlyMg (1-xy) layer, 53. GaO layer, 54. GaN barrier layer.

具体实施方式Detailed ways

如在说明书及权利要求当中使用了某些词汇来指称特定组件。本领域技术人员应可理解,硬件制造商可能会用不同名词来称呼同一个组件。本说明书及权利要求并不以名称的差异来作为区分组件的方式,而是以组件在功能上的差异来作为区分的准则。如在通篇说明书及权利要求当中所提及的“包含”为一开放式用语,故应解释成“包含但不限定于”。“大致”是指在可接收的误差范围内,本领域技术人员能够在一定误差范围内解决所述技术问题,基本达到所述技术效果。说明书后续描述为实施本申请的较佳实施方式,然所述描述乃以说明本申请的一般原则为目的,并非用以限定本申请的范围。本申请的保护范围当视所附权利要求所界定者为准。For example, certain words are used in the specification and claims to refer to specific components. Those skilled in the art should understand that hardware manufacturers may use different nouns to refer to the same component. This specification and claims do not use differences in names as a way to distinguish components, but use differences in the functions of components as the criteria for distinction. As mentioned throughout the specification and claims, "including" is an open term, so it should be interpreted as "including but not limited to". "Approximately" means that within an acceptable error range, those skilled in the art can solve the technical problem within a certain error range and basically achieve the technical effect. The subsequent description of the specification is a preferred embodiment of the present application, but the description is for the purpose of illustrating the general principles of the present application, and is not used to limit the scope of the present application. The scope of protection of the present application shall be determined by the attached claims.

另外,本说明书并没有将权利要求书公开的构件和方法步骤限定于实施方式的构件和方法步骤。特别是,在实施方式中记载的结构部件的尺寸、材质、形状、其结构顺序和邻接顺序以及制造方法等只要没有具体的限定,就仅作为说明例,而不是将本发明的范围限定于此。附图中所示的结构部件的大小和位置关系是为了清楚地进行说明而放大示出。In addition, this specification does not limit the components and method steps disclosed in the claims to the components and method steps of the embodiments. In particular, the size, material, shape, structural order and adjacent order, and manufacturing method of the structural components described in the embodiments are only illustrative examples unless specifically limited thereto, and the scope of the present invention is not limited thereto. The size and positional relationship of the structural components shown in the drawings are enlarged for the purpose of clear description.

以下结合附图对本申请作进一步详细说明,但不作为对本申请的限定。The present application is further described in detail below in conjunction with the accompanying drawings, but is not intended to limit the present application.

实施例1Example 1

本实施例采用本发明提供的适用于小间距显示屏的LED外延片制作方法,采用MOCVD来生长GaN基LED外延片,采用高纯H2或高纯N2或高纯H2和高纯N2的混合气体作为载气,高纯NH3作为N源,金属有机源三甲基镓(TMGa)作为镓源,三甲基铟(TMIn)作为铟源,N型掺杂剂为硅烷(SiH4),三甲基铝(TMAl)作为铝源,P型掺杂剂为二茂镁(CP2Mg),反应压力在70mbar到600mbar之间。具体生长方式如下(外延结构请参考图1):This embodiment adopts the method for manufacturing LED epitaxial wafers suitable for small-pitch display screens provided by the present invention, adopts MOCVD to grow GaN-based LED epitaxial wafers, adopts high-purity H 2 or high-purity N 2 or a mixture of high-purity H 2 and high-purity N 2 as carrier gas, high-purity NH 3 as N source, metal organic source trimethyl gallium (TMGa) as gallium source, trimethyl indium (TMIn) as indium source, N-type dopant is silane (SiH 4 ), trimethyl aluminum (TMAl) as aluminum source, P-type dopant is bis(cyclopentadienyl) magnesium (CP 2 Mg), and the reaction pressure is between 70mbar and 600mbar. The specific growth method is as follows (please refer to Figure 1 for the epitaxial structure):

适用于小间距显示屏的LED外延片制作方法,依次包括:处理蓝宝石衬底1、生长低温GaN缓冲层2、生长非掺杂GaN层3、生长掺杂Si的N型GaN层4、生长多量子阱层5、生长AlGaN电子阻挡层6、生长掺杂Mg的P型GaN层7,降温冷却;其中,The method for manufacturing LED epitaxial wafers suitable for small-pitch display screens comprises: processing a sapphire substrate 1, growing a low-temperature GaN buffer layer 2, growing a non-doped GaN layer 3, growing a Si-doped N-type GaN layer 4, growing a multi-quantum well layer 5, growing an AlGaN electron barrier layer 6, growing a Mg-doped P-type GaN layer 7, and cooling down; wherein,

步骤1:处理蓝宝石衬底1。Step 1: Processing a sapphire substrate 1.

具体地,所述步骤1,进一步为:Specifically, the step 1 is further as follows:

在温度为1000-1100℃,反应腔压力为100-300mbar,通入100-130L/min的H2的条件下,处理蓝宝石衬底5-10分钟。The sapphire substrate is treated for 5-10 minutes at a temperature of 1000-1100°C, a reaction chamber pressure of 100-300 mbar, and a flow of 100-130 L/min of H2 .

步骤2:生长低温GaN缓冲层2,并在所述低温GaN缓冲层2形成不规则小岛。Step 2: growing a low-temperature GaN buffer layer 2 and forming irregular islands in the low-temperature GaN buffer layer 2 .

具体地,所述步骤2,进一步为:Specifically, the step 2 is further as follows:

在温度为500-600℃,反应腔压力为300-600mbar,通入10000-20000sccm的NH3、50-100sccm的TMGa、100-130L/min的H2的条件下,在所述蓝宝石衬底1上生长所述低温GaN缓冲层2,所述低温GaN缓冲层2的厚度为20-40nm;Growing the low-temperature GaN buffer layer 2 on the sapphire substrate 1 at a temperature of 500-600° C., a reaction chamber pressure of 300-600 mbar, and introducing 10000-20000 sccm of NH 3 , 50-100 sccm of TMGa, and 100-130 L/min of H 2 , wherein the thickness of the low-temperature GaN buffer layer 2 is 20-40 nm;

在温度为1000-1100℃、反应腔压力为300-600mbar,通入30000-40000sccm的NH3和100-130L/min的H2的条件下,保温300-500s,在所述低温GaN缓冲层2上形成所述不规则小岛。Under the conditions of a temperature of 1000-1100° C., a reaction chamber pressure of 300-600 mbar, introduction of 30000-40000 sccm of NH 3 and 100-130 L/min of H 2 , and preservation for 300-500 seconds, the irregular islands are formed on the low-temperature GaN buffer layer 2 .

步骤3:生长非掺杂GaN层3。Step 3: growing a non-doped GaN layer 3.

具体地,所述步骤3,进一步为:Specifically, the step 3 is further as follows:

在温度为1000-1200℃,反应腔压力为300-600mbar,通入30000-40000sccm的NH3、200-400sccm的TMGa及100-130L/min的H2的条件下,生长的所述非掺杂GaN层3;所述非掺杂GaN层3的厚度为2-4μm。The undoped GaN layer 3 is grown at a temperature of 1000-1200° C., a reaction chamber pressure of 300-600 mbar, and 30000-40000 sccm of NH 3 , 200-400 sccm of TMGa, and 100-130 L/min of H 2 ; the thickness of the undoped GaN layer 3 is 2-4 μm.

步骤4:生长Si掺杂的N型GaN层4。Step 4: growing a Si-doped N-type GaN layer 4.

具体地,所述步骤4,进一步为:Specifically, the step 4 is further as follows:

保持反应腔压力300-600mbar,保持温度1000-1200℃,通入流量为30000-60000sccm的NH3、200-400sccm的TMGa、100-130L/min的H2及20-50sccm的SiH4,持续生长3-4μm掺杂Si的N型GaN层4,其中,Si掺杂浓度5E18-1E19atoms/cm3The reaction chamber pressure is maintained at 300-600 mbar, the temperature is maintained at 1000-1200°C, NH 3 with a flow rate of 30000-60000 sccm, TMGa with a flow rate of 200-400 sccm, H 2 with a flow rate of 100-130 L/min, and SiH 4 with a flow rate of 20-50 sccm, and a 3-4 μm Si-doped N-type GaN layer 4 is continuously grown, wherein the Si doping concentration is 5E18-1E19 atoms/cm 3 .

步骤5:生长多量子阱层5。Step 5: growing a multi-quantum well layer 5.

所述生长多量子阱层依次包括:通入TMIn源、生长MQWs1和生长MQWs2;其中,The growing of the multi-quantum well layer includes: introducing a TMIn source, growing MQWs1 and growing MQWs2 in sequence; wherein,

所述通入TMIn源,具体为:The introduction of the TMIn source is specifically:

将反应腔压力控制在300-320mbar,反应腔温度控制在680-700℃,通入600-700sccm的TMIn源,通入时间为10-20s;The reaction chamber pressure is controlled at 300-320 mbar, the reaction chamber temperature is controlled at 680-700°C, and 600-700 sccm of TMIn source is introduced for 10-20 seconds;

所述生长MQWs1包括依次生长InGaN阱层51和InxAlyMg(1-x-y)层52,具体为:The growing of MQWs1 includes sequentially growing an InGaN well layer 51 and an InxAlyMg (1-xy) layer 52, specifically:

反应腔压力保持不变,升高反应腔温度至900-950℃,通入NH3、TMGa以及TMIn,周期性中断In源和Ga源生长厚度为D1的InGaN阱层51,在InGaN阱层51生长过程中,TMIn中断和通入反应腔的时间分别是6s和3s,TMGa中断和通入反应腔的时间分别是10s和15s;The pressure in the reaction chamber remains unchanged, the temperature of the reaction chamber is increased to 900-950°C, NH 3 , TMGa and TMIn are introduced, and the In source and Ga source are periodically interrupted to grow an InGaN well layer 51 with a thickness of D 1. During the growth of the InGaN well layer 51, the time for TMIn to be interrupted and introduced into the reaction chamber is 6s and 3s respectively, and the time for TMGa to be interrupted and introduced into the reaction chamber is 10s and 15s respectively;

反应腔压力保持不变,降低反应腔温度至700-720℃,通入TMIn、Cp2Mg、TMAl以及H2,在所述InGaN阱层51上面生长厚度为D2的InxAlyMg(1-x-y)层52,x的取值范围为0.1-0.2,y的取值范围为0.3-0.45;The reaction chamber pressure remains unchanged, the reaction chamber temperature is reduced to 700-720°C, TMIn, Cp 2 Mg, TMAl and H 2 are introduced, and an In x Aly Mg (1-xy) layer 52 with a thickness of D 2 is grown on the InGaN well layer 51, where the value range of x is 0.1-0.2, and the value range of y is 0.3-0.45;

所述生长MQWs2包括依次生长GaO层53和GaN垒层54,具体为:The growing of MQWs2 includes sequentially growing a GaO layer 53 and a GaN barrier layer 54, specifically:

保持反应腔压力不变,降低反应腔温度至620℃-640℃,通入N2和H2作为载气,同时通入NH3、TMGa以及O2,通入时间为18-28s,让TMGa和O2充分裂解,使裂解的Ga、O原子在所述InxAlyMg(1-x-y)层52上面结合生成厚度为D3的GaO层53,裂解过程中将Ga原子摩尔含量从20%提高至40%,同时裂解的H、N、C原子随载气输送至尾管排出反应室;Keeping the pressure of the reaction chamber unchanged, lowering the temperature of the reaction chamber to 620°C-640°C, introducing N2 and H2 as carrier gases, and introducing NH3 , TMGa and O2 at the same time for 18-28s, allowing TMGa and O2 to be fully cracked, so that the cracked Ga and O atoms are combined on the InxAlyMg (1-xy) layer 52 to form a GaO layer 53 with a thickness of D3 . During the cracking process, the molar content of Ga atoms is increased from 20% to 40%, and at the same time, the cracked H, N, and C atoms are transported to the tail pipe with the carrier gas to be discharged from the reaction chamber;

升高反应腔温度至800℃-820℃,升高反应腔压力至400-440mbar,通入NH3、TMGa及N2,周期性中断Ga源在所述GaO层53上面生长厚度为D4的GaN垒层54,在GaN垒层54生长过程中,TMGa中断和通入反应腔的时间分别是8s和4s;The temperature of the reaction chamber is increased to 800-820°C, the pressure of the reaction chamber is increased to 400-440 mbar, NH 3 , TMGa and N 2 are introduced, and the Ga source is periodically interrupted to grow a GaN barrier layer 54 with a thickness of D 4 on the GaO layer 53. During the growth of the GaN barrier layer 54, the time for TMGa to be interrupted and introduced into the reaction chamber is 8s and 4s respectively;

其中,D3+D4=1.5(D1+D2);Wherein, D3+D4=1.5(D1+D2);

周期性依次进行通入TMIn源、生长MQWs1以及生长MQWs2的步骤,周期数为2-11个。The steps of introducing TMIn source, growing MQWs1 and growing MQWs2 are performed periodically in sequence, and the number of cycles is 2-11.

步骤6:生长AlGaN电子阻挡层6。Step 6: growing an AlGaN electron blocking layer 6 .

具体地,所述步骤6,进一步为:Specifically, the step 6 is further as follows:

在温度为900-950℃,反应腔压力为200-400mbar,通入50000-70000sccm的NH3、30-60sccm的TMGa、100-130L/min的H2、100-130sccm的TMAl和1000-1300sccm的Cp2Mg的条件下,生长所述AlGaN电子阻挡层6,所述AlGaN层6的厚度为40-60nm,其中,Mg掺杂的浓度为1E19-1E20atoms/cm3The AlGaN electron blocking layer 6 is grown at a temperature of 900-950°C, a reaction chamber pressure of 200-400 mbar, and 50000-70000 sccm of NH 3 , 30-60 sccm of TMGa, 100-130 L/min of H 2 , 100-130 sccm of TMAl, and 1000-1300 sccm of Cp 2 Mg. The thickness of the AlGaN layer 6 is 40-60 nm, and the concentration of Mg doping is 1E19-1E20 atoms/cm 3 .

步骤7:生长掺杂Mg的P型GaN层7。Step 7: growing a Mg-doped P-type GaN layer 7 .

具体地,所述步骤7,进一步为:Specifically, the step 7 is further as follows:

在温度为950-1000℃,反应腔压力为400-900mbar,通入50000-70000sccm的NH3、20-100sccm的TMGa、100-130L/min的H2、1000-3000sccm的Cp2Mg的条件下,生长厚度为50-200nm的掺杂Mg的P型GaN层7,Mg掺杂浓度1E19-1E20atoms/cm3Under the conditions of 950-1000°C, 400-900mbar reaction chamber pressure, 50000-70000sccm NH3 , 20-100sccm TMGa, 100-130L/min H2 , 1000-3000sccm Cp2Mg , a Mg-doped P-type GaN layer 7 with a thickness of 50-200nm is grown, and the Mg doping concentration is 1E19-1E20atoms/ cm3 .

步骤8:在温度为650-680℃的条件下保温20-30min,接着关闭加热系统、关闭给气系统,随炉冷却。Step 8: Keep the temperature at 650-680℃ for 20-30min, then turn off the heating system and the gas supply system, and cool with the furnace.

实施例2Example 2

以下提供对比实施例,即传统LED外延结构的生长方法(外延结构请参考图2)。The following is a comparative example, ie, a conventional method for growing an LED epitaxial structure (please refer to FIG. 2 for the epitaxial structure).

步骤1:在温度为1000-1100℃,反应腔压力为100-300mbar,通入100-130L/min的H2的条件下,处理蓝宝石衬底5-10分钟。Step 1: Treat the sapphire substrate for 5-10 minutes at a temperature of 1000-1100°C, a reaction chamber pressure of 100-300 mbar, and a flow of 100-130 L/min of H2 .

步骤2:生长低温GaN缓冲层2,并在所述低温GaN缓冲层2形成不规则小岛。Step 2: growing a low-temperature GaN buffer layer 2 and forming irregular islands in the low-temperature GaN buffer layer 2 .

具体地,所述步骤2,进一步为:Specifically, the step 2 is further as follows:

在温度为500-600℃,反应腔压力为300-600mbar,通入10000-20000sccm的NH3、50-100sccm的TMGa、100-130L/min的H2的条件下,在所述蓝宝石衬底1上生长所述低温GaN缓冲层2,所述低温GaN缓冲层2的厚度为20-40nm;Growing the low-temperature GaN buffer layer 2 on the sapphire substrate 1 at a temperature of 500-600° C., a reaction chamber pressure of 300-600 mbar, and introducing 10000-20000 sccm of NH 3 , 50-100 sccm of TMGa, and 100-130 L/min of H 2 , wherein the thickness of the low-temperature GaN buffer layer 2 is 20-40 nm;

在温度为1000-1100℃、反应腔压力为300-600mbar,通入30000-40000sccm的NH3、100-130L/min的H2的条件下,保温300-500s,在所述低温GaN缓冲层2上形成所述不规则小岛。The irregular islands are formed on the low-temperature GaN buffer layer 2 at a temperature of 1000-1100° C., a reaction chamber pressure of 300-600 mbar, and 30000-40000 sccm of NH 3 and 100-130 L/min of H 2 are introduced for 300-500 seconds.

步骤3:生长非掺杂GaN层3。Step 3: growing a non-doped GaN layer 3.

具体地,所述步骤3,进一步为:Specifically, the step 3 is further as follows:

在温度为1000-1200℃,反应腔压力为300-600mbar,通入30000-40000sccm的NH3、200-400sccm的TMGa及100-130L/min的H2的条件下,生长的所述非掺杂GaN层;所述非掺杂GaN层3的厚度为2-4μm。The undoped GaN layer is grown at a temperature of 1000-1200° C., a reaction chamber pressure of 300-600 mbar, and 30000-40000 sccm of NH 3 , 200-400 sccm of TMGa, and 100-130 L/min of H 2 ; the thickness of the undoped GaN layer 3 is 2-4 μm.

步骤4:生长Si掺杂的N型GaN层4。Step 4: growing a Si-doped N-type GaN layer 4.

具体地,所述步骤4,进一步为:Specifically, the step 4 is further as follows:

在温度为1000-1200℃,反应腔压力为300-600mbar,通入30000-60000sccm的NH3、200-400sccm的TMGa、100-130L/min的H2、20-50sccm的SiH4的条件下,生长Si掺杂的N型GaN层4,所述N型GaN层4的厚度为3-4μm,Si掺杂的浓度为5E18-1E19atoms/cm3Under the conditions of temperature of 1000-1200°C, reaction chamber pressure of 300-600mbar, introduction of 30000-60000sccm of NH 3 , 200-400sccm of TMGa, 100-130L/min of H 2 , and 20-50sccm of SiH 4 , a Si-doped N-type GaN layer 4 is grown, wherein the thickness of the N-type GaN layer 4 is 3-4μm, and the Si doping concentration is 5E18-1E19atoms/cm 3 .

步骤5:生长InGaN/GaN多量子阱层5。Step 5: growing an InGaN/GaN multi-quantum well layer 5 .

具体地,所述生长多量子阱层5,进一步为:Specifically, the growing of the multi-quantum well layer 5 is further performed as follows:

保持反应腔压力300-400mbar、保持温度720℃,通入流量为50000-70000sccm的NH3、20-40sccm的TMGa、10000-15000sccm的TMIn及100-130L/min的N2,生长掺杂In的厚度为3nm的InGaN阱层51;The reaction chamber pressure is maintained at 300-400 mbar and the temperature is maintained at 720° C. NH 3 with a flow rate of 50000-70000 sccm, TMGa with a flow rate of 20-40 sccm, TMIn with a flow rate of 10000-15000 sccm and N 2 with a flow rate of 100-130 L/min is introduced to grow an InGaN well layer 51 doped with In with a thickness of 3 nm;

升高温度至800℃,保持反应腔压力300-400mbar,通入流量为50000-70000sccm的NH3、20-100sccm的TMGa及100-130L/min的N2,生长10nm的GaN垒层54;Raise the temperature to 800° C., maintain the reaction chamber pressure at 300-400 mbar, introduce 50000-70000 sccm of NH 3 , 20-100 sccm of TMGa and 100-130 L/min of N 2 , and grow a 10 nm GaN barrier layer 54;

重复交替生长InGaN阱层51和GaN垒层54,得到InGaN/GaN多量子阱发光层,其中,InGaN阱层51和GaN垒层54的交替生长周期数为7-13个。The InGaN well layer 51 and the GaN barrier layer 54 are repeatedly grown alternately to obtain an InGaN/GaN multi-quantum well light-emitting layer, wherein the number of the alternate growth cycles of the InGaN well layer 51 and the GaN barrier layer 54 is 7-13.

步骤6:生长AlGaN电子阻挡层6。Step 6: growing an AlGaN electron blocking layer 6 .

具体地,所述步骤6,进一步为:Specifically, the step 6 is further as follows:

在温度为900-950℃,反应腔压力为200-400mbar,通入50000-70000sccm的NH3、30-60sccm的TMGa、100-130L/min的H2、100-130sccm的TMAl、1000-1300sccm的Cp2Mg的条件下,生长所述AlGaN电子阻挡层6,所述AlGaN层6的厚度为40-60nm,其中,Mg掺杂的浓度为1E19-1E20atoms/cm3The AlGaN electron blocking layer 6 is grown at a temperature of 900-950°C, a reaction chamber pressure of 200-400 mbar, and 50000-70000 sccm of NH 3 , 30-60 sccm of TMGa, 100-130 L/min of H 2 , 100-130 sccm of TMAl, and 1000-1300 sccm of Cp 2 Mg. The thickness of the AlGaN layer 6 is 40-60 nm, and the concentration of Mg doping is 1E19-1E20 atoms/cm 3 .

步骤7:生长掺杂Mg的P型GaN层7。Step 7: growing a Mg-doped P-type GaN layer 7 .

具体地,所述步骤7,进一步为:Specifically, the step 7 is further as follows:

在温度为950-1000℃,反应腔压力为400-900mbar,通入50000-70000sccm的NH3、20-100sccm的TMGa、100-130L/min的H2、1000-3000sccm的Cp2Mg的条件下,生长厚度为50-200nm的掺杂Mg的P型GaN层7,Mg掺杂浓度1E19-1E20atoms/cm3Under the conditions of 950-1000°C, 400-900mbar reaction chamber pressure, 50000-70000sccm NH3 , 20-100sccm TMGa, 100-130L/min H2 , 1000-3000sccm Cp2Mg , a Mg-doped P-type GaN layer 7 with a thickness of 50-200nm is grown, and the Mg doping concentration is 1E19-1E20atoms/ cm3 .

步骤8:在温度为650-680℃的条件下保温20-30min,接着关闭加热系统、关闭给气系统,随炉冷却。Step 8: Keep the temperature at 650-680℃ for 20-30min, then turn off the heating system and the gas supply system, and cool with the furnace.

根据上述实施例1和实施例2分别制得样品1和样品2,样品1和样品2在相同的前工艺条件下镀ITO层约150nm,相同的条件下镀Cr/Pt/Au电极约1500nm,相同的条件下镀保护层SiO2约100nm,然后在相同的条件下将样品研磨切割成635μm*635μm(25mil*25mil)的芯片颗粒,之后将样品1和样品2在相同位置各自挑选1000颗晶粒,在相同的封装工艺下,封装成白光LED。采用积分球在驱动电流350mA条件下测试样品1和样品2的光电性能。According to the above-mentioned Example 1 and Example 2, Sample 1 and Sample 2 were prepared respectively. Sample 1 and Sample 2 were plated with an ITO layer of about 150nm under the same pre-process conditions, Cr/Pt/Au electrodes of about 1500nm under the same conditions, and a protective layer of SiO 2 of about 100nm under the same conditions. Then, the samples were ground and cut into 635μm*635μm (25mil*25mil) chip particles under the same conditions. Then, 1000 grains were selected from Sample 1 and Sample 2 at the same position, and packaged into white light LEDs under the same packaging process. The photoelectric performance of Sample 1 and Sample 2 was tested using an integrating sphere under the condition of a driving current of 350mA.

表1样品1和样品2的电性参数比较结果Table 1 Comparison of electrical parameters of sample 1 and sample 2

将积分球获得的数据进行分析对比,从表1中可以看出,采用本发明提供的LED芯片制作方法制备的LED(样品1)发光效率得到明显提升,并且波长蓝移量更小,电压、反向电压、抗静电能力等其它各项LED电性参数也变好,这是因为本专利采用了新的量子阱生长技术方案,提高了LED的发光效率,减少了波长蓝移量,并改善其它LED光电性能。The data obtained by the integrating sphere are analyzed and compared. It can be seen from Table 1 that the luminous efficiency of the LED (Sample 1) prepared by the LED chip manufacturing method provided by the present invention is significantly improved, and the wavelength blue shift is smaller, and other LED electrical parameters such as voltage, reverse voltage, and antistatic ability are also improved. This is because the patent adopts a new quantum well growth technology solution, which improves the luminous efficiency of the LED, reduces the wavelength blue shift, and improves other LED photoelectric properties.

本发明的适用于小间距显示屏的LED外延片制作方法达到了如下效果:The LED epitaxial wafer manufacturing method suitable for small pitch display screens of the present invention achieves the following effects:

1、本发明在生长InGaN量子阱前通入TMIn源有利于修复InGaN量子阱粗糙的界面,且抑制了InGaN量子阱中V形坑、In团簇等缺陷的形成,从而提升量子阱的生长质量。1. The present invention introduces a TMIn source before growing the InGaN quantum well, which is beneficial to repairing the rough interface of the InGaN quantum well and inhibits the formation of defects such as V-shaped pits and In clusters in the InGaN quantum well, thereby improving the growth quality of the quantum well.

2、本发明采用周期性中断In源和Ga源的方法生长InGaN阱层,使得LED发光强度得到显著提高,这可以解释为在通过传统方法生长InGaN量子阱的过程中,由于N源不足容易在生长界面形成In团簇、In滴等,在关闭In源和Ga源中断生长过程中,热分解以及N源的继续供给,有助于消除表面的In团簇、In滴等缺陷,从而提高量子阱质量,提升LED的光电性能。2. The present invention adopts a method of periodically interrupting the In source and the Ga source to grow the InGaN well layer, so that the luminous intensity of the LED is significantly improved. This can be explained by the fact that in the process of growing the InGaN quantum well by the traditional method, due to insufficient N source, In clusters, In droplets, etc. are easily formed on the growth interface. When the In source and the Ga source are turned off to interrupt the growth process, thermal decomposition and the continued supply of N source help to eliminate defects such as In clusters and In droplets on the surface, thereby improving the quality of the quantum well and enhancing the photoelectric performance of the LED.

3、本发明在量子阱层中采用裂解法引入生长GaO层,并控制裂解过程中Ga原子摩尔含量从20%提高至40%,可以促使多量子阱层中Ga原子集合和N原子集合的质心重合,从而形成偶极子,在层材料内部产生自发极化,形成内建电场,该内建电场将促进量子阱中载流子的注入,减少量子限制斯塔克效应,使得能带平滑,从而减少波长蓝移。3. The present invention adopts a cracking method to introduce a growing GaO layer in the quantum well layer, and controls the molar content of Ga atoms to increase from 20% to 40% during the cracking process, which can cause the center of mass of the Ga atom set and the N atom set in the multi-quantum well layer to coincide, thereby forming a dipole, generating spontaneous polarization inside the layer material, and forming a built-in electric field. The built-in electric field will promote the injection of carriers in the quantum well, reduce the quantum-confined Stark effect, make the energy band smooth, and thus reduce the wavelength blue shift.

4、本发明在InGaN阱层后插入一层InxAlyMg(1-x-y)层,由于Al原子比In原子有更低的主量子数和更宽的轨道能隙,由原子轨道的线性合并效应,Al原子在InxAlyMg(1-x-y)中会形成“Al-In”键(或“In-Mg-Al”键)会增加InGaN的禁带宽度,促使量子阱中基态降低,减少LED的发光波长向短波方向移动,从而减少波长蓝移。4. The present invention inserts an In x Aly Mg (1-xy) layer after the InGaN well layer. Since Al atoms have a lower principal quantum number and a wider orbital energy gap than In atoms, due to the linear merging effect of atomic orbitals, Al atoms will form "Al-In" bonds (or "In-Mg-Al" bonds) in In x Aly Mg (1-xy) , which will increase the bandgap width of InGaN, cause the ground state in the quantum well to decrease, and reduce the light emitting wavelength of the LED to move toward the short-wave direction, thereby reducing the wavelength blue shift.

5、本发明将有源区量子阱结构分成两组,其中MQWs2的厚度是MQWs1厚度的1.5倍,可以提升外延片材料的晶格周期性以及材料界面特性,从而提升LED的性能,还能促使多量子阱中空穴和电子的分布中心轴重叠,提高电子向空穴跃迁的效率,从而提高LED芯片的发光效率。5. The present invention divides the active area quantum well structure into two groups, in which the thickness of MQWs2 is 1.5 times the thickness of MQWs1, which can improve the lattice periodicity of the epitaxial wafer material and the material interface characteristics, thereby improving the performance of the LED, and can also promote the overlap of the distribution center axes of holes and electrons in the multi-quantum wells, improve the efficiency of electron-to-hole transition, and thus improve the luminous efficiency of the LED chip.

6、本发明采用周期性中断Ga源的方法生长GaN垒层,可以有效减少材料生长缺陷,提高关键发光的MQWs2的晶体质量,此方法比传统GaN垒层生长方法能提升亮度约1.5%。6. The present invention adopts the method of periodically interrupting the Ga source to grow the GaN barrier layer, which can effectively reduce material growth defects and improve the crystal quality of the key luminescent MQWs2. This method can increase the brightness by about 1.5% compared with the traditional GaN barrier layer growth method.

由于方法部分已经对本申请实施例进行了详细描述,这里对实施例中涉及的结构与方法对应部分的展开描述省略,不再赘述。对于结构中具体内容的描述可参考方法实施例的内容,这里不再具体限定。Since the method part has described the embodiment of the present application in detail, the expanded description of the structure and method corresponding parts involved in the embodiment is omitted here and will not be repeated. For the description of the specific content in the structure, please refer to the content of the method embodiment, which is not specifically limited here.

上述说明示出并描述了本申请的若干优选实施例,但如前所述,应当理解本申请并非局限于本文所披露的形式,不应看作是对其他实施例的排除,而可用于各种其他组合、修改和环境,并能够在本文所述申请构想范围内,通过上述教导或相关领域的技术或知识进行改动。而本领域人员所进行的改动和变化不脱离本申请的精神和范围,则都应在本申请所附权利要求的保护范围内。The above description shows and describes several preferred embodiments of the present application, but as mentioned above, it should be understood that the present application is not limited to the form disclosed herein, and should not be regarded as excluding other embodiments, but can be used in various other combinations, modifications and environments, and can be modified within the scope of the application concept described herein through the above teachings or the technology or knowledge of the relevant field. The changes and modifications made by those skilled in the art do not deviate from the spirit and scope of the present application, and should be within the scope of protection of the claims attached to the present application.

Claims (8)

1. The manufacturing method of the LED epitaxial wafer suitable for the small-space display screen is characterized by comprising the following steps of: treating a substrate, growing a low-temperature GaN buffer layer, growing an undoped GaN layer, growing an N-type GaN layer doped with Si, growing a multi-quantum well layer, growing an AlGaN electron blocking layer, growing a P-type GaN layer doped with Mg, cooling,
The growing multiple quantum well layer sequentially comprises: introducing TMIn source, growing MQWs1 and growing MQWs2; wherein,
The TMIn source is introduced, specifically:
Controlling the pressure of the reaction cavity at 300-320mbar, controlling the temperature of the reaction cavity at 680-700 ℃, and introducing a TMIn source of 600-700sccm for 10-20s;
The growing of the MQWs1 comprises the sequential growth of an InGaN well layer and an In xAlyMg(1-x-y) layer, and specifically comprises the following steps:
The pressure of the reaction cavity is kept unchanged, the temperature of the reaction cavity is increased to 900-950 ℃, NH 3, TMGa and TMIn are introduced, an InGaN well layer with the thickness of D 1 is grown by periodically interrupting an In source and a Ga source, in the growth process of the InGaN well layer, the time for interrupting the TMIn and introducing the reaction cavity is 6s and 3s respectively, and the time for interrupting the TMGa and introducing the reaction cavity is 10s and 15s respectively;
The pressure of the reaction cavity is kept unchanged, the temperature of the reaction cavity is reduced to 700-720 ℃, TMIn, cp 2 Mg, TMAL and H 2 are introduced, an In xAlyMg(1-x-y) layer with the thickness of D 2 is grown on the InGaN well layer, the value range of x is 0.1-0.2, and the value range of y is 0.3-0.45;
the growing of the MQWs2 comprises the steps of sequentially growing a GaO layer and a GaN barrier layer, and specifically comprises the following steps:
Keeping the pressure of the reaction cavity unchanged, reducing the temperature of the reaction cavity to 620-640 ℃, introducing N 2 and H 2 as carrier gas, simultaneously introducing NH 3, TMGa and O 2 for 18-28s, cracking TMGa and O 2, combining the cracked Ga and O atoms on the In xAlyMg(1-x-y) layer to generate a GaO layer with the thickness of D 3, increasing the molar content of Ga atoms from 20% to 40% In the cracking process, and simultaneously conveying the cracked H, N, C atoms to a tail pipe along with the carrier gas to be discharged out of the reaction chamber;
Raising the temperature of the reaction cavity to 800-820 ℃, raising the pressure of the reaction cavity to 400-440mbar, introducing NH 3, TMGa and N 2, periodically interrupting a Ga source to grow a GaN barrier layer with the thickness of D 4 on the GaO layer, wherein in the growth process of the GaN barrier layer, the time for interrupting the TMGa and introducing the reaction cavity is 8s and 4s respectively;
wherein D 3+D4=1.5(D1+D2);
the steps of feeding TMIn source, growing MQWs1 and growing MQWs2 are carried out periodically and sequentially, and the number of periods is 2-11.
2. The method for manufacturing the LED epitaxial wafer suitable for the small-space display screen, according to claim 1, is characterized in that at the temperature of 1000-1100 ℃, H 2 with the concentration of 100-130L/min is introduced, the pressure of a reaction cavity is kept at 100-300mbar, and a sapphire substrate is processed for 5-10min.
3. The method for manufacturing the LED epitaxial wafer suitable for the small-pitch display screen according to claim 2, wherein the specific process of growing the low-temperature GaN buffer layer is as follows:
Cooling to 500-600 ℃, maintaining the pressure of the reaction cavity at 300-600mbar, introducing NH 3 with the flow rate of 10000-20000sccm, TMGa with the flow rate of 50-100sccm and H 2 with the flow rate of 100-130L/min, and growing a low-temperature GaN buffer layer with the thickness of 20-40nm on the sapphire substrate;
Raising the temperature to 1000-1100 ℃, maintaining the pressure of the reaction cavity at 300-600mbar, introducing NH 3 with the flow rate of 30000-40000sccm and H 2 with the flow rate of 100-130L/min, preserving heat for 300-500s, and corroding the low-temperature GaN buffer layer into an irregular island shape.
4. The method for manufacturing the LED epitaxial wafer suitable for the small-pitch display screen according to claim 1, wherein the specific process of growing the undoped GaN layer is as follows:
Raising the temperature to 1000-1200 ℃, keeping the pressure of the reaction cavity at 300-600mbar, introducing NH 3 with the flow rate of 30000-40000sccm, TMGa with the flow rate of 200-400sccm and H 2 with the flow rate of 100-130L/min, and continuously growing a 2-4 mu m undoped GaN layer.
5. The method for manufacturing the LED epitaxial wafer suitable for the small-pitch display screen according to claim 1, wherein the specific process of growing the Si-doped N-type GaN layer is as follows:
Maintaining the pressure of the reaction cavity at 300-600mbar, maintaining the temperature at 1000-1200 ℃, introducing NH 3 with the flow rate of 30000-60000sccm, TMGa with the flow rate of 200-400sccm, H 2 with the flow rate of 100-130L/min and SiH 4 with the flow rate of 20-50sccm, and continuously growing an N-type GaN layer doped with Si with the doping concentration of 3-4 mu m, wherein the doping concentration of Si is 5E18-1E19atoms/cm 3.
6. The method for manufacturing the LED epitaxial wafer suitable for the small-space display screen according to claim 1, wherein the specific process of growing the AlGaN electron blocking layer is as follows:
and growing the AlGaN electron blocking layer under the conditions of the temperature of 900-950 ℃, the pressure of a reaction cavity of 200-400mbar, NH 3 with the concentration of 50000-70000sccm, TMGa with the concentration of 30-60sccm, H 2 with the concentration of 100-130L/min, TMAL with the concentration of 100-130sccm and Cp 2 Mg with the concentration of 1000-1300sccm, wherein the thickness of the AlGaN layer is 40-60nm, and the doping concentration of Mg is 1E19-1E20atoms/cm 3.
7. The method for manufacturing the LED epitaxial wafer suitable for the small-pitch display screen according to claim 1, wherein the specific process of growing the Mg-doped P-type GaN layer is as follows:
Maintaining the pressure of the reaction cavity at 400-900mbar and the temperature at 950-1000 ℃, introducing NH 3 with the flow rate of 50000-70000sccm, TMGa with the flow rate of 20-100sccm, H 2 with the flow rate of 100-130L/min and Cp 2 Mg with the flow rate of 1000-3000sccm, and continuously growing a 50-200nm P-type GaN layer doped with Mg, wherein the doping concentration of Mg is 1E19-1E20atoms/cm 3.
8. The method for manufacturing the LED epitaxial wafer suitable for the small-space display screen according to claim 1, wherein the specific process of cooling is as follows:
Cooling to 650-680 deg.C, maintaining the temperature for 20-30min, closing the heating system, closing the gas supply system, and cooling with furnace.
CN202110820277.9A 2021-07-20 2021-07-20 Manufacturing method of LED epitaxial wafer suitable for small-space display screen Active CN113540296B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110820277.9A CN113540296B (en) 2021-07-20 2021-07-20 Manufacturing method of LED epitaxial wafer suitable for small-space display screen

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110820277.9A CN113540296B (en) 2021-07-20 2021-07-20 Manufacturing method of LED epitaxial wafer suitable for small-space display screen

Publications (2)

Publication Number Publication Date
CN113540296A CN113540296A (en) 2021-10-22
CN113540296B true CN113540296B (en) 2024-05-14

Family

ID=78129033

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110820277.9A Active CN113540296B (en) 2021-07-20 2021-07-20 Manufacturing method of LED epitaxial wafer suitable for small-space display screen

Country Status (1)

Country Link
CN (1) CN113540296B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116014041B (en) * 2023-03-23 2023-05-23 江西兆驰半导体有限公司 Light-emitting diode epitaxial wafer, preparation method thereof and light-emitting diode
CN116525735B (en) * 2023-07-04 2023-10-17 江西兆驰半导体有限公司 A kind of light-emitting diode epitaxial wafer and preparation method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010183026A (en) * 2009-02-09 2010-08-19 Sumitomo Electric Ind Ltd Epitaxial wafer, method of fabricating gallium nitride-based semiconductor device, gallium nitride-based semiconductor device, and gallium oxide wafer
CN112941490A (en) * 2021-01-28 2021-06-11 湘能华磊光电股份有限公司 LED epitaxial quantum well growth method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2840452B1 (en) * 2002-05-28 2005-10-14 Lumilog PROCESS FOR THE EPITAXIC PRODUCTION OF A GALLIUM NITRIDE FILM SEPARATED FROM ITS SUBSTRATE

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010183026A (en) * 2009-02-09 2010-08-19 Sumitomo Electric Ind Ltd Epitaxial wafer, method of fabricating gallium nitride-based semiconductor device, gallium nitride-based semiconductor device, and gallium oxide wafer
CN112941490A (en) * 2021-01-28 2021-06-11 湘能华磊光电股份有限公司 LED epitaxial quantum well growth method

Also Published As

Publication number Publication date
CN113540296A (en) 2021-10-22

Similar Documents

Publication Publication Date Title
CN114284406B (en) A kind of preparation method of nitride light-emitting diode
CN108550665A (en) A kind of LED epitaxial structure growing method
CN110629197B (en) A kind of LED epitaxial structure growth method
CN108598233A (en) A kind of LED outer layer growths method
CN109411573B (en) LED epitaxial structure growth method
CN113540296B (en) Manufacturing method of LED epitaxial wafer suitable for small-space display screen
CN112048710B (en) LED epitaxial growth method for reducing blue shift of LED luminous wavelength
CN110957403B (en) LED epitaxial structure growth method
CN112687770A (en) LED epitaxial growth method
CN113707772B (en) LED epitaxial wafer manufacturing method capable of reducing dislocation density
CN113328015B (en) Method for manufacturing light emitting diode chip with improved brightness
CN107946416A (en) A kind of LED epitaxial growth methods for improving luminous efficiency
CN108574026B (en) A method for growing LED epitaxial electron blocking layer
CN112941490B (en) LED epitaxial quantum well growth method
CN111769181B (en) A LED epitaxial growth method suitable for small-pitch display screens
CN106711298B (en) A kind of light-emitting diode epitaxial growth method and light-emitting diode
CN113421951B (en) Light emitting diode chip manufacturing method
CN111952418A (en) A method for growing LED multiple quantum well layers to improve luminous efficiency
CN112599647B (en) LED epitaxial multi-quantum well layer growth method
CN111952420B (en) A LED epitaxial growth method suitable for making small-pitch display screens
CN111769180B (en) LED epitaxial growth method suitable for small-spacing display screen
CN112420884A (en) LED epitaxial multi-quantum well layer growth method
CN106887485B (en) A kind of LED epitaxial growing method and light emitting diode
CN113036005B (en) LED epitaxial quantum well growth method to improve internal quantum efficiency
CN113972304B (en) A kind of LED epitaxial wafer manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant