[go: up one dir, main page]

CN112599651A - Array substrate and transfer method - Google Patents

Array substrate and transfer method Download PDF

Info

Publication number
CN112599651A
CN112599651A CN202011438338.7A CN202011438338A CN112599651A CN 112599651 A CN112599651 A CN 112599651A CN 202011438338 A CN202011438338 A CN 202011438338A CN 112599651 A CN112599651 A CN 112599651A
Authority
CN
China
Prior art keywords
array substrate
bonding
layer
micro
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202011438338.7A
Other languages
Chinese (zh)
Other versions
CN112599651B (en
Inventor
樊勇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN202011438338.7A priority Critical patent/CN112599651B/en
Publication of CN112599651A publication Critical patent/CN112599651A/en
Application granted granted Critical
Publication of CN112599651B publication Critical patent/CN112599651B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/8506Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67144Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/857Interconnections, e.g. lead-frames, bond wires or solder balls
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142Two-dimensional arrangements, e.g. asymmetric LED layout
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • H10H20/0364Manufacture or treatment of packages of interconnections

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

The invention provides an array substrate and a transfer method, wherein the array substrate is provided with a plurality of bonding bulges, and each bonding bulge is configured to at least hold a micro device on the surface of the bonding bulge so as to electrically connect the held micro device with the array substrate; the array substrate and the transfer method can enable the array substrate to be in contact with the Micro device only through the bonding protrusions, so that the contact between the Micro device which does not need to be transferred and the array substrate is avoided, and the problems that the ACF is easy to break or tear and the Micro LED cannot be repaired in the ACF bonding process can be solved.

Description

Array substrate and transfer method
Technical Field
The invention relates to the technical field of display, in particular to an array substrate and a transfer method.
Background
Compared with an OLED display, the Micro LED display has the advantages of high reliability, high color gamut, high brightness, high transparency, high PPI and the like. In addition, the packaging requirement of the Micro LED display is low, and flexible and seamless splicing display is easier to realize. Thus, Micro LED displays are a future display rate with great potential for future development.
Fig. 1 is a process flow diagram of a conventional transfer method. As shown in fig. 1, in the prior art, the contact area between the Micro LED array device 20 and the ACF (anisotropic Conductive film) adhesive layer 11 of the array substrate 10 is large, so that the Micro LED21 is not easily separated after being selectively transferred, and the ACF adhesive layer 11 is easily broken or torn badly, thereby affecting the transfer yield or transfer rate. In addition, the ACF bonding technology has a problem that the Micro LED21 cannot be repaired.
Therefore, it is desirable to provide an array substrate and a transfer method to solve the above-mentioned problems.
Disclosure of Invention
In order to solve the above problems, the invention provides an array substrate and a transfer method, the array substrate can avoid the contact between the Micro device which does not need to be transferred and the array substrate by arranging the bonding protrusion, and further can solve the problems that the ACF bonding is easy to generate holes or tear and the repairing of the Micro LED can not be carried out.
In order to achieve the purpose, the array substrate and the transfer method adopt the following technical scheme.
The invention provides an array substrate, which is provided with a plurality of bonding bulges, wherein each bonding bulge is configured to at least hold a micro device on the surface of the bonding bulge, so that the held micro device is electrically connected with the array substrate.
Further, the array substrate comprises a substrate base plate and a bonding electrode layer arranged on the substrate base plate; each bonding bulge corresponds to and is arranged on a bonding electrode.
Further, each bonding bump comprises a conductive welding layer and an insulating adhesive layer, wherein: the conductive soldering layer is arranged on the bonding electrode and is configured to be used for soldering an electrode of the micro device to the bonding electrode; the insulating adhesive layer covers at least partial area of the outer surface of the conductive welding layer on the bonding electrode, and the insulating adhesive layer is configured to be used for adhering the micro device to the bonding protrusion.
Further, the insulating adhesive layer only covers the surface of the conductive welding layer, which is far away from the bonding electrode layer.
Furthermore, the insulating adhesive layers of the adjacent bonding bulges are mutually continuous to form an adhesive insulating layer; the adhesive insulating layer covers the conductive welding layer, the bonding electrode layer and the substrate base plate.
Further, the conductive solder layer has an ambient melting temperature that is lower than an ambient melting temperature of the bonding electrode; the adhesive insulating layer has an ambient melting temperature lower than an ambient melting temperature of the conductive solder layer.
Further, the material of the conductive welding layer is at least one of indium, tin, bismuth, silver or gold.
Further, the insulating adhesive layer is at least one of epoxy glue, polyimide glue, acrylic glue or silica gel.
Furthermore, the bonding bulge has a preset height; the preset height enables the array substrate to be in contact with the micro device only through the bonding protrusions.
The invention also provides a transfer method based on the array substrate, which comprises the following steps: and (3) aligning: aligning a micro device array carrying micro devices with the array substrate to enable the bonding bulges on the array substrate to be aligned with the micro devices to be transferred; a transfer step: peeling the micro device to be transferred from the micro device array onto the array substrate, wherein the bonding bumps hold the peeled micro device on the surface of the bonding bumps; and, a joining step: and the held micro device is electrically connected with the array substrate through the bonding bumps.
The array substrate and the transfer method have the beneficial effects that:
according to the array substrate, the bonding protrusions are arranged, so that the micro device can be selectively transferred, the problems that ACF is easy to break or tear and the micro device cannot be repaired in ACF bonding in the prior art are solved, and the transfer yield and the transfer rate can be improved; the array substrate is contacted with the micro device only through the bonding bumps by configuring the preset height of the bonding bumps, so that the micro device which does not need to be transferred is prevented from being contacted with the array substrate; by configuring the bonding bumps into a composite structure with a conductive welding layer and an insulating adhesive layer, the micro device can be held on the corresponding bonding bumps, so that the micro device is electrically connected with the bonding electrodes.
According to the transfer method, the array substrate can be contacted with the micro device only through the bonding bumps by adopting the array substrate, so that the micro device which does not need to be transferred can be prevented from being contacted with the array substrate, and the selective transfer of the bonding bumps can be realized; in the transferring step, the bonding bumps can be used for fixing the bonding bumps, and the bonding bumps can be used for realizing the electrical connection between the bonding bumps and the bonding electrodes.
Drawings
The technical solution and other advantages of the present invention will become apparent from the following detailed description of specific embodiments of the present invention, which is to be read in connection with the accompanying drawings.
Fig. 1 is a process flow diagram of a conventional transfer method.
Fig. 2 is a schematic structural diagram of the array substrate according to the first embodiment of the invention.
Fig. 3 is a schematic structural diagram of an array substrate according to a second embodiment of the invention.
Fig. 4 is a schematic structural diagram of a third embodiment of the array substrate according to the present invention.
Fig. 5A-5C are process flow diagrams of the transfer method of the present invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the description of the present invention, it is to be understood that the terms "center", "longitudinal", "lateral", "length", "width", "thickness", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", "clockwise", "counterclockwise", and the like, indicate orientations and positional relationships based on those shown in the drawings, and are used only for convenience of description and simplicity of description, and do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be considered as limiting the present invention. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, features defined as "first", "second", may explicitly or implicitly include one or more of the described features. In the description of the present invention, "a plurality" means two or more unless specifically defined otherwise.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; may be mechanically or electrically connected or may communicate with each other; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meanings of the above terms in the present invention can be understood by those skilled in the art according to specific situations.
In the present invention, unless otherwise expressly stated or limited, "above" or "below" a first feature means that the first and second features are in direct contact, or that the first and second features are not in direct contact but are in contact with each other via another feature therebetween. Also, the first feature being "on," "above" and "over" the second feature includes the first feature being directly on and obliquely above the second feature, or merely indicating that the first feature is at a higher level than the second feature. A first feature being "under," "below," and "beneath" a second feature includes the first feature being directly under and obliquely below the second feature, or simply meaning that the first feature is at a lesser elevation than the second feature.
The following disclosure provides many different embodiments or examples for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Of course, they are merely examples and are not intended to limit the present invention. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples, such repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. In addition, the present invention provides examples of various specific processes and materials, but one of ordinary skill in the art may recognize applications of other processes and/or uses of other materials.
Fig. 2 is a schematic structural diagram of the array substrate according to the first embodiment of the invention. As shown in fig. 2, the present invention provides an array substrate 100, the array substrate 100 is provided with a plurality of bonding bumps 200, each bonding bump 200 is configured to at least hold a micro device 300 on a surface thereof, so that the held micro device 300 is electrically connected to the array substrate 100.
Specifically, the array substrate 100 may be in contact with the micro device 200 only through the bonding bumps 200, and may also hold the micro device 300 only through the bonding bumps 200, and further may be electrically connected to the held micro device 300 through the bonding bumps 200.
According to the array substrate 100, the bonding bumps 200 protruding out of the surface of the array substrate are configured, so that selective transfer of the micro devices 200 and electrical connection between the micro devices 200 and the array substrate 100 can be realized;
obviously, the array substrate 100 of the present invention can only contact the micro devices 200 through the bonding bumps 200, so that the problems that the micro devices 300 are not easily separated after being selectively transferred due to the excessively large contact area between the wafer or the array of micro devices and the array substrate 100, the ACF is easily broken or torn, and the micro devices 300 cannot be repaired, and finally the transfer yield or transfer rate can be improved.
Specifically, the bonding bumps 200 are configured to have a predetermined height such that the array substrate 100 is in contact with the micro device 300 only through the bonding bumps 200. Or, the preset height is such that the bonding bump 200 has a bump distance protruding from the surface of the array substrate 100 in a direction perpendicular to the array substrate 100, and the bump distance is greater than the sum of the warpage heights of the array substrate 100 and the carrier substrate 300 carrying the to-be-transferred micro device 200
That is, the predetermined height of the bonding bumps 200 enables the array substrate 100 to contact the micro devices 300 only through the bonding bumps 200, thereby preventing the micro devices 300 on an array of micro devices from contacting the array substrate 100 without transferring or peeling.
In particular implementations, the Micro device 300 may be a Micro light emitting diode (Micro LED). But it should be understood that: the Micro device 300 of the present invention is not limited to Micro light emitting diodes (Micro LEDs) and certain embodiments may also be applied to other Micro semiconductor devices designed in such a way as to perform a predetermined electronic function (e.g., diode, transistor, integrated circuit) or photonic function (LED, laser) in a controlled manner.
As shown in fig. 2, the array substrate 100 includes a substrate base plate 110 and a bonding electrode layer 120 disposed on the substrate base plate 110.
As shown in fig. 2, the substrate 110 includes a base 111, and a thin film transistor 112 and a common electrode 113 disposed on the base 111.
Among them, the material of the substrate 111 may include polyimide, polysiloxane, epoxy resin, acrylic resin, polyester, and/or the like. In one embodiment, the substrate 111 may comprise polyimide.
As shown in fig. 2, the thin film transistor 112 includes an active layer 1121, a gate insulating layer 1122, a gate electrode 1123, a first insulating layer 1124, a drain electrode 1125, a source electrode 1126, and a second insulating layer 1127.
As shown in fig. 2, the active layer 1121 is disposed on the substrate 111. In particular implementations, the active layer 1121 may include a silicon compound such as polysilicon. In some embodiments, source and drain regions including p-type or n-type impurities may be formed at both ends of the active layer 1121. In some embodiments, the active layer 1121 may include an oxide semiconductor, such as Indium Gallium Zinc Oxide (IGZO), Zinc Tin Oxide (ZTO), Indium Tin Zinc Oxide (ITZO), and/or the like.
Specifically, the active layer 1121 includes a channel region and source and drain regions located at the periphery of the channel region. Wherein the channel region may serve as a channel through which charge may move or be transferred, and the source and drain regions are used for source and drain electrical connections or contacts, respectively.
As shown in fig. 2, the gate insulating layer 1122 is formed on the active layer 1121 to cover the channel region. In particular implementations, the gate insulating layer 1122 may comprise silicon oxide, silicon nitride, silicon oxynitride, and/or the like. These may be used alone or in combination thereof.
As shown in fig. 2, the gate electrode 1123 is disposed on the gate insulating layer 1122. Specifically, the gate electrode 1123 is stacked in a region of the gate insulating layer 1122 corresponding to the channel region.
Fig. 2 shows that the thin film transistor 112 has a top gate structure in which a gate electrode 1123 is located above the active layer 1121. However, the thin film transistor 112 may have a bottom gate structure in which the gate electrode 1123 is disposed under the active layer 1121.
As shown in fig. 2, the first insulating layer 1124 is disposed on the gate 132 and covers the gate 1123, the gate insulating layer 1122 and the active layer 1121; also, the first insulating layer 1124 is provided with first via holes at positions corresponding to the source region and the drain region, respectively.
As shown in fig. 2, the drain 1125 and the source 1126 are disposed on the first insulating layer 1124 and electrically connected or contacted to the source and the drain respectively through the first via.
In particular implementations, the gate 1123, the drain 1125, and the source 1126 may include a metal, an alloy, or a metal nitride. For example, the gate electrode 1123 may include a metal such as aluminum (Al), silver (Ag), tungsten (W), copper (Cu), nickel (Ni), chromium (Cr), molybdenum (Mo), titanium (Ti), platinum (Pt), tantalum (Ta), and neodymium (Nd), an alloy thereof, and/or a nitride thereof. These may be used alone or in combination thereof.
With continued reference to fig. 2, the second insulating layer 1127 is disposed over and covers the drain 1125 and the source 1126 and the first insulating layer 1124.
In particular implementations, the second insulating layer 1127 may include an organic material, such as polyimide, epoxy-based resin, acrylic resin, polyester, and/or the like.
As shown in fig. 2, the common electrode 113 is disposed in the same layer as the drain electrode 1125 and the source electrode 1126 of the thin film transistor layer 120. For example, in the present embodiment, the common electrode 113 is disposed on the first insulating layer 1124 and covered by the second insulating layer 1127.
As shown in fig. 2, the bonding electrode layer 120 is disposed on the substrate base plate 110, and the bonding electrode layer 120 includes a plurality of bonding electrodes 121.
For example, as shown in fig. 2, in the present embodiment, the bonding electrode layer 120 is disposed on the second insulating layer 1127, and the bonding electrode 121 is electrically connected to the drain 1125 and the source 1126 of the thin film transistor layer 121 or the common electrode 113 through a via hole disposed on the second insulating layer 1127.
Specifically, the bonding electrode 121 includes a first bonding electrode 141 electrically connected to the drain 1125 or the source 1126, and a second bonding electrode 142 electrically connected to the common electrode.
For example, as shown in fig. 2, in the present embodiment, the bonding electrode 121 may be a pixel electrode.
As shown in fig. 2, the bonding bumps 200 are disposed on the bonding electrode layer 120, and each bonding bump 200 is correspondingly disposed on one of the bonding electrodes 121.
In detail, each bonding bump 200 starts from a surface of the bonding electrode 121 facing away from the substrate base 110 and extends in a direction facing away from the substrate base 110 to protrude from the surface of the array substrate 100.
It should be noted that the present invention does not limit the corresponding relationship between the bonding bump 200 and the bonding electrode 121. For example, in the present embodiment, each bonding electrode 121 corresponds to one bonding bump 200, and in other embodiments, a plurality of bonding bumps 200 may be correspondingly disposed on each bonding electrode 121. It is sufficient that the bonding bump 200 has a cross-sectional size or shape that is appropriately configured for use in a micro device transfer process.
As shown in fig. 2, the bonding bump 200 includes a conductive bonding layer 210 and an insulating adhesive layer 220.
As shown in fig. 2, the conductive soldering layer 210 is disposed on one of the bonding electrodes 121 and is configured to solder an electrode of a micro device 300 onto the bonding electrode 121, so as to electrically connect the micro device 300 and the array substrate 100.
Specifically, the conductive solder layer 210 has an ambient melting temperature lower than the ambient melting temperature of the bonding electrode 121. In a specific implementation, the material of the conductive soldering layer 210 is at least one of indium, tin, bismuth, silver or gold. For example, the material of the conductive solder layer 210 is at least one of In, Sn, AuSn, SnBi, SnAgBi, or Au/In.
When a micro device 300 is bonded to the array substrate 100, the conductive bonding layer 210 may be exposed and melted by processing the bonding bump 200 to bond the electrode of the micro device 300 to the bonding electrode 121, so that the micro device 300 and the array substrate 100 can be electrically connected.
The "processing on the bonding bump 150" may be a hot pressing process, or may be other common processing methods. The invention does not limit the specific implementation method of the process treatment.
It should be noted that the present invention is not limited to the film structure or shape of the conductive welding layer 210. For example, in the present embodiment, the conductive welding layer 210 has a single-layer structure. In other embodiments, the conductive welding layer 210 may be a multi-layer laminated structure.
As shown in fig. 2, the insulating adhesive layer 220 covers at least a partial region of the outer surface of the conductive welding layer 210 on the bonding electrode 121, and the insulating adhesive layer 220 is configured to adhere the micro device 300 to the bonding bump 200.
During the transfer of the micro device 300, the insulating adhesive layer 220 can adhere to the surface of the micro device 300 in contact therewith, thereby holding a micro device 300 on the surface of the bonding bump 200 to which it belongs.
In an implementation, the insulating adhesive layer 220 may be disposed for one single bonding bump or disposed for a plurality of bonding bumps 200.
For example, as shown in fig. 2, in the present embodiment, the insulating adhesive layer 220 is commonly disposed for a plurality of bonding bumps 200, such that the insulating adhesive layer 220 substantially constitutes an adhesive insulating layer 230 covering the conductive solder layer 210, the bonding electrode layer 120 and the second insulating layer 1127. The adhesive insulation layer 230 may also serve as an outer surface of the array substrate 100.
Alternatively, the insulating adhesive layers 220 of the adjacent bonding bumps 200 are continuous to form an adhesive insulating layer 230, and the adhesive insulating layer 230 covers the conductive welding layer 210, the bonding electrode layer 110 and the substrate 110.
In other embodiments, the insulating adhesive layer 220 is separately disposed for one bonding bump 200. In this case, the present invention does not limit the specific area or area of the insulating adhesive layer 220 covering the outer surface of the conductive welding layer 210.
Specifically, the insulating adhesive layer 220 has an ambient melting temperature lower than that of the conductive soldering layer 220. In an implementation, the insulating adhesive layer 220 is an organic insulating adhesive. For example, the insulating adhesive layer 220 may be at least one of epoxy adhesives, polyimide adhesives, acrylic adhesives, and silicone adhesives.
It should be noted that the present invention does not limit the specific structure of the bonding bump 200, and fig. 2 is only an exemplary structure of the bonding bump 200 according to the present invention. For example, in other embodiments, the bonding bumps 200 may also be formed by directly integrally forming or laminating bonding materials with adhesive properties.
Fig. 3 is a schematic structural diagram of an array substrate according to a second embodiment of the invention. Compared with the array substrate shown in fig. 2, the structure of the bonding bump 200 of the array substrate 100 according to this embodiment is different.
As shown in fig. 3, in the present embodiment, the insulating adhesive layer 220 covers only the surface of the conductive welding layer 210 facing away from the bonding electrode 121.
Fig. 4 is a schematic structural diagram of a third embodiment of the array substrate according to the present invention. Compared with the array substrate shown in fig. 2, the structure of the bonding bump 200 of the array substrate 100 according to this embodiment is different.
As shown in fig. 4, in the present embodiment, the insulating adhesive layer 220 covers a surface of the conductive welding layer 210 facing away from the bonding electrode 121 and a partial area of an outer side surface of the conductive welding layer 210 in a thickness direction thereof.
It should be noted that fig. 2, 3 and 4 are only schematic structures of the insulating adhesive layer 220. In implementation, the covering position or the covering area of the insulating adhesive layer 220 may be changed according to the specific requirements of the bonding bump 200 or the micro device 300.
Fig. 5A-5C are process flow diagrams of the transfer method of the present invention. As shown in fig. 5A to 5C, the present invention provides a transfer method including the steps of:
s1, alignment step: aligning a micro device array carrying micro devices with the array substrate to enable the bonding bulges on the array substrate to be aligned with the micro devices to be transferred;
s2, transition step: peeling the micro device to be transferred from the micro device array onto the array substrate, wherein the bonding bumps hold the peeled micro device on the surface of the bonding bumps; and the number of the first and second groups,
s3, a joining step: and the held micro device is electrically connected with the array substrate through the bonding bumps.
As shown in fig. 5A, through the step S1, the bonding bumps 200 on the array substrate 100 are aligned with and contact the micro devices 300 to be transferred, so that the micro devices 300 on the micro device array that need not be transferred can be prevented from contacting the array substrate 100.
As shown in fig. 5B, the micro devices 300 to be transferred are separated from the carrier substrate 400 of the micro device array and held on the surface of the bonding bumps 200 by the peeling process of step S2.
In specific implementation, the peeling process can adopt laser lift-Off (laser lift-Off), chemical etching (chemical) or thermal stress peeling (thermal stress). In this embodiment, the lift-off process employs laser lift-off.
As shown in fig. 5C, in the step S3, the conductive bonding layer 210 and the insulating adhesive layer 220 of the bonding bump 200 are melted and cooled to be solidified, and the electrode of the micro device is bonded to the bonding electrode 121. In specific implementation, the welding process can be realized by adopting a hot pressing process.
For example, as shown in fig. 5C, in the present embodiment, the bonding head 500 is used to heat to melt the insulating adhesive layer 220 and expose the conductive soldering layer 210; then, the bonding head 500 is continuously heated to melt the conductive bonding layer 210, and at the same time, the melted conductive bonding layer 210 is used to bond the electrode of the micro device 300 to the bonding electrode 121 under the pressure of the bonding head 500.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The array substrate and the transferring method provided by the embodiment of the invention are described in detail above, and the principle and the implementation manner of the invention are explained in the present document by applying specific examples, and the description of the above embodiments is only used to help understanding the technical scheme and the core idea of the invention; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.

Claims (10)

1.一种阵列基板,其特征在于,所述阵列基板设置有多个键合凸起,每一所述键合凸起被配置为至少用于将一微型器件固持于其表面上,以使被固持的所述微型器件电性连接于所述阵列基板。1. An array substrate, characterized in that the array substrate is provided with a plurality of bonding protrusions, and each of the bonding protrusions is configured to at least hold a micro device on its surface, so that the The held micro device is electrically connected to the array substrate. 2.如权利要求1所述的阵列基板,其特征在于,所述阵列基板包括一衬底基板和设置于所述衬底基板上的一键合电极层;2. The array substrate of claim 1, wherein the array substrate comprises a base substrate and a bonding electrode layer disposed on the base substrate; 每一所述键合凸起设置于一键合电极上。Each of the bonding protrusions is disposed on a bonding electrode. 3.如权利要求2所述的阵列基板,其特征在于,每一所述键合凸起包括一导电焊接层和一绝缘黏胶层,其中:3. The array substrate of claim 2, wherein each of the bonding bumps comprises a conductive solder layer and an insulating adhesive layer, wherein: 所述导电焊接层设置于所述键合电极上并被配置为用于将所述微型器件的电极焊接于所述键合电极;the conductive soldering layer is disposed on the bonding electrode and is configured for soldering the electrode of the micro device to the bonding electrode; 所述绝缘黏胶层至少包覆位于所述键合电极上的所述导电焊接层的外表面的部分区域,并且所述绝缘黏胶层被配置为用于将所述微型器件黏附于所述键合凸起上。The insulating adhesive layer at least covers a partial area of the outer surface of the conductive solder layer on the bonding electrode, and the insulating adhesive layer is configured to adhere the micro device to the on the bond bump. 4.如权利要求3所述的阵列基板,其特征在于,所述绝缘黏胶层仅覆盖所述导电焊接层的背离所述键合电极层的表面。4 . The array substrate according to claim 3 , wherein the insulating adhesive layer only covers the surface of the conductive solder layer that is away from the bonding electrode layer. 5 . 5.如权利要求3所述的阵列基板,其特征在于,相邻所述键合凸起的绝缘黏胶层相互连续以构成一黏胶绝缘层;5 . The array substrate of claim 3 , wherein the insulating adhesive layers adjacent to the bonding protrusions are continuous with each other to form an adhesive insulating layer; 6 . 所述黏胶绝缘层覆盖所述导电焊接层、所述键合电极层以及所述衬底基板。The adhesive insulating layer covers the conductive soldering layer, the bonding electrode layer and the base substrate. 6.如权利要求3所述的阵列基板,其特征在于,所述导电焊接层具有的环境熔融温度低于所述键合电极的环境熔融温度;6 . The array substrate of claim 3 , wherein the conductive soldering layer has an ambient melting temperature lower than that of the bonding electrodes; 6 . 所述黏胶绝缘层具有的环境熔融温度低于所述导电焊接层的环境熔融温度。The adhesive insulating layer has an ambient melting temperature lower than that of the conductive soldering layer. 7.如权利要求3所述的阵列基板,其特征在于,所述导电焊接层的材料为铟、锡、铋、银或金中的至少一种。7 . The array substrate according to claim 3 , wherein the material of the conductive soldering layer is at least one of indium, tin, bismuth, silver or gold. 8 . 8.如权利要求3所述的阵列基板,其特征在于,所述绝缘黏胶层为环氧胶、聚酰亚胺胶、丙烯酸胶或硅胶中的至少一种。8 . The array substrate of claim 3 , wherein the insulating adhesive layer is at least one of epoxy adhesive, polyimide adhesive, acrylic adhesive or silica gel. 9 . 9.如权利要求1所述的阵列基板,其特征在于,所述键合凸起具有一预设高度;9. The array substrate of claim 1, wherein the bonding protrusions have a predetermined height; 所述预设高度使得所述阵列基板仅通过所述键合凸起与所述微型器件接触。The preset height enables the array substrate to contact the micro device only through the bonding protrusions. 10.一种基于权利要求1-9所述阵列基板的转移方法,其特征在于,所述转移方法包括以下步骤:10. A transfer method based on the array substrate according to claims 1-9, wherein the transfer method comprises the following steps: 对位步骤:将承载有微型器件的微型器件阵列与所述阵列基板进行对位,使所述阵列基板上的所述键合凸起对准待转移微型器件;Alignment step: aligning the array of micro-devices carrying the micro-devices with the array substrate, so that the bonding protrusions on the array substrate are aligned with the micro-devices to be transferred; 转移步骤:将所述待转移微型器件由所述微型器件阵列剥离至所述阵列基板上,所述键合凸起将被剥离的所述微型器件固持于其表面;以及,Transfer step: peeling the micro-devices to be transferred from the micro-device array to the array substrate, and the bonding protrusions hold the peeled-off micro-devices on the surface thereof; and, 接合步骤:通过所述键合凸起使得被固持的所述微型器件电性连接于述阵列基板。Bonding step: electrically connecting the held micro-devices to the array substrate through the bonding protrusions.
CN202011438338.7A 2020-12-07 2020-12-07 Array substrate and transfer method Active CN112599651B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011438338.7A CN112599651B (en) 2020-12-07 2020-12-07 Array substrate and transfer method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011438338.7A CN112599651B (en) 2020-12-07 2020-12-07 Array substrate and transfer method

Publications (2)

Publication Number Publication Date
CN112599651A true CN112599651A (en) 2021-04-02
CN112599651B CN112599651B (en) 2022-01-25

Family

ID=75192343

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011438338.7A Active CN112599651B (en) 2020-12-07 2020-12-07 Array substrate and transfer method

Country Status (1)

Country Link
CN (1) CN112599651B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113571543A (en) * 2021-07-14 2021-10-29 深圳市华星光电半导体显示技术有限公司 Micro light-emitting diode display panel, preparation method thereof and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5739053A (en) * 1992-10-27 1998-04-14 Matsushita Electric Industrial Co., Ltd. Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step
CN108701691A (en) * 2016-02-18 2018-10-23 苹果公司 Backplane structures and methods for microdrivers and microLEDs
CN109326549A (en) * 2018-09-19 2019-02-12 京东方科技集团股份有限公司 A transfer method of micro light-emitting diode, display panel and preparation method thereof
CN110148655A (en) * 2019-05-21 2019-08-20 北京易美新创科技有限公司 Miniature LED chip flood tide transfer method
CN111863692A (en) * 2020-06-29 2020-10-30 南京中电熊猫液晶显示科技有限公司 A kind of transfer method of miniature light-emitting diode display backplane
CN111987036A (en) * 2020-07-29 2020-11-24 南京中电熊猫液晶显示科技有限公司 Micro device transfer head, manufacturing method thereof and micro light emitting diode transfer method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5739053A (en) * 1992-10-27 1998-04-14 Matsushita Electric Industrial Co., Ltd. Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step
CN108701691A (en) * 2016-02-18 2018-10-23 苹果公司 Backplane structures and methods for microdrivers and microLEDs
CN109326549A (en) * 2018-09-19 2019-02-12 京东方科技集团股份有限公司 A transfer method of micro light-emitting diode, display panel and preparation method thereof
CN110148655A (en) * 2019-05-21 2019-08-20 北京易美新创科技有限公司 Miniature LED chip flood tide transfer method
CN111863692A (en) * 2020-06-29 2020-10-30 南京中电熊猫液晶显示科技有限公司 A kind of transfer method of miniature light-emitting diode display backplane
CN111987036A (en) * 2020-07-29 2020-11-24 南京中电熊猫液晶显示科技有限公司 Micro device transfer head, manufacturing method thereof and micro light emitting diode transfer method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113571543A (en) * 2021-07-14 2021-10-29 深圳市华星光电半导体显示技术有限公司 Micro light-emitting diode display panel, preparation method thereof and display device
WO2023283999A1 (en) * 2021-07-14 2023-01-19 深圳市华星光电半导体显示技术有限公司 Micro light-emitting diode display panel and preparation method therefor, and display device
CN113571543B (en) * 2021-07-14 2023-12-19 深圳市华星光电半导体显示技术有限公司 Microluminescent diode display panel and preparation method and display device thereof
US11978840B2 (en) 2021-07-14 2024-05-07 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Micro light emitting diode display panel, manufacturing method thereof and display device

Also Published As

Publication number Publication date
CN112599651B (en) 2022-01-25

Similar Documents

Publication Publication Date Title
TWI717642B (en) Display panel
TWI653694B (en) Micro light-emitting element array manufacturing method, transfer carrier plate and micro light-emitting element array
CN112599535A (en) Display panel and display device
TWI400774B (en) Semiconductor device and manufacturing method of the semiconductor device
JP4888462B2 (en) Electronic component mounting structure
US20220320056A1 (en) Light-emitting substrate, method of manufacturing light-emitting substrate, and display device
CN108336077A (en) Pixel array substrate and manufacturing method thereof
WO2020238099A1 (en) Method for transferring micro light-emitting diode and method for manufacturing display panel
CN107393895A (en) Display device
JP2011009715A (en) Semiconductor device
JP4958273B2 (en) Light emitting device and manufacturing method thereof
KR100754575B1 (en) Semiconductor device and method for manufacturing the same and circuit board
CN113314544A (en) Display device
TWI718387B (en) Light emitting device package structure and manufacturing method thereof
JP4353289B2 (en) Electronic device and electronic equipment
CN112599651B (en) Array substrate and transfer method
CN111029360A (en) manufacturing method of micro-LED display device
JP3835460B2 (en) Electronic component mounting body manufacturing method and electro-optical device
US10269583B2 (en) Semiconductor die attachment with embedded stud bumps in attachment material
KR20180043872A (en) Semiconductor chip, electronic device having the same and connecting method of the semiconductor chip
US11282911B2 (en) Display device, display module, method of manufacturing display device, and method of manufacturing display module
CN110690251A (en) Light-emitting element package structure and manufacturing method thereof
CN107665873B (en) Integrated circuit chip and display device including the same
CN109935613B (en) display panel
CN112310139A (en) Display substrate and preparation method thereof, and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant