CN111768700B

CN111768700B - Display panel and display device

Info

Publication number: CN111768700B
Application number: CN202010571270.3A
Authority: CN
Inventors: 赵慧慧; 鲜于文旭
Original assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Current assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date: 2020-06-22
Filing date: 2020-06-22
Publication date: 2021-10-08
Anticipated expiration: 2040-06-22
Also published as: KR20220000895A; CN111768700A; EP4170635A1; JP2022543943A; JP7457717B2; US11974471B2; US20220190074A1; WO2021258457A1; EP4170635A4; KR102727791B1

Abstract

The application provides a display panel and a display device, wherein the display panel comprises a first substrate, a first driving circuit layer located on the first substrate, a second substrate located on the first driving circuit layer, a second driving circuit layer located on the second substrate, and a pixel electrode layer located on the second driving circuit layer. According to the display panel, the grid electrode driving device and the source electrode driving device of the display panel are arranged below the array driving layer of the display panel, and the orthographic projections of the grid electrode driving device and the source electrode driving device on the first substrate are located in the display area of the display panel, so that the original source electrode driving device and the original grid electrode driving device occupying the frame interval are removed, and the narrow-frame design of the display panel is realized.

Description

Display panel and display device

Technical Field

The present disclosure relates to display devices, and particularly to a display panel and a display device.

Background

With the development of display industry technology, users have higher and higher requirements on the design of the display panel, such as the design of a narrow bezel.

The lower frame of the display panel of the existing mobile phone generally adopts cof (chip on fpc) or cop (chip on pi) technology to set the position of the driving chip, so that the lower frame of the display panel has smaller space. However, the bending region and the GOA circuits located at two sides of the display panel still occupy a certain distance, and the reduction of the frame cannot be further realized.

Therefore, a display panel is needed to solve the above technical problems.

Disclosure of Invention

The application provides a display panel and a display device to solve the technical problem that the frame interval of the existing display panel is too large.

In order to solve the above problems, the technical solution provided by the present application is as follows:

the application provides a display panel, which comprises a first substrate, a first driving circuit layer positioned on the first substrate, a second substrate positioned on the first driving circuit layer, a second driving circuit layer positioned on the second substrate, and a pixel electrode layer positioned on the second driving circuit layer;

the orthographic projection of the gate driving device and the source driving device in the first driving circuit layer on the first substrate is located in a display area of the display panel.

In the display panel of the present application, the first driving circuit layer includes the gate driving device located on at least one side of the display panel, the gate driving device includes at least one gate driving unit, and the gate driving unit is electrically connected to at least one scanning line of the second driving circuit layer through a first via hole;

the first driving circuit layer comprises a source electrode driving device positioned on at least one side of the display panel, the source electrode driving device comprises at least one source electrode driving unit, and the source electrode driving unit is electrically connected with at least one data line of the second driving circuit layer through a second through hole;

the first via hole and the second via hole penetrate through the second substrate and part of the second driving circuit layer.

In the display panel of the present application, the second driving circuit layer includes an active layer located on the second substrate, a gate insulating layer located on the active layer, a gate layer located on the gate insulating layer, an interlayer insulating layer located on the gate layer, a source drain layer located on the interlayer insulating layer, and a planarization layer located on the source drain layer;

the first via hole penetrates through the gate insulating layer and the second substrate, and the second via hole penetrates through the inter-insulating layer, the gate insulating layer and the second substrate.

In the display panel of the present application, the first via hole and the second via hole are disposed near an edge of the display panel.

In the display panel of the present application, the display panel further includes a first fan-out trace connecting the gate driver and the display panel binding layer, and a second fan-out trace connecting the source driver and the display panel binding layer;

the first fan-out routing is electrically connected with the gate driving device through a third via hole, and the second fan-out routing is electrically connected with the source driving device through a fourth via hole;

wherein the first fan-out trace and the second fan-out trace are located within the first substrate.

In the display panel of the present application, the third via hole and the fourth via hole penetrate the first driving circuit layer and the first substrate.

In the display panel of the present application, the first driving circuit layer includes a first gate driving device located at a first side of the display panel, a second gate driving device located at a third side of the display panel, and a first source driving device located at a second side of the display panel;

the orthographic projection of the binding layer of the display panel on the first drive circuit layer is located in an area defined by the first grid drive device, the second grid drive device and the first source drive device.

In the display panel of the present application, the gate driving device and the source driving device are located in a non-pixel region between adjacent pixel units of the display panel.

In the display panel of the present application, the first substrate and the second substrate are made of a flexible material, and the thickness of the first substrate and the thickness of the second substrate are 1 to 10 micrometers.

The application also provides a display device, which is characterized by comprising the display panel, and a polarizer layer and a cover plate layer which are positioned on the display panel.

Has the advantages that: this application is through inciting somebody to action display panel's gate driver spare and source electrode driver spare set up display panel's array drive layer's below and make gate driver spare reaches source electrode driver spare is in orthographic projection on the first substrate is located in display panel's display area, gets rid of original source electrode driver spare and the gate driver spare that occupies the frame interval, has realized the design of the narrow frame of display panel.

Drawings

The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.

FIG. 1 is a cross-sectional view of a display panel according to the present invention;

FIG. 2 is a top view of a first driving circuit layer of the display panel of the present application;

FIG. 3 is a schematic view of a layered structure of a display panel according to the present application;

fig. 4 is a schematic structural diagram of a display panel binding layer according to the present application.

Detailed Description

The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.

In the description of the present application, it is to be understood that the terms "center," "longitudinal," "lateral," "length," "width," "thickness," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," "clockwise," "counterclockwise," and the like are used in the orientations and positional relationships indicated in the drawings for convenience in describing the present application and for simplicity in description, and are not intended to indicate or imply that the referenced devices or elements must have a particular orientation, be constructed in a particular orientation, and be operated in a particular manner, and are not to be construed as limiting the present application. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, features defined as "first", "second", may explicitly or implicitly include one or more of the described features. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.

In the description of the present application, it is to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; may be mechanically connected, may be electrically connected or may be in communication with each other; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.

In this application, unless expressly stated or limited otherwise, the first feature "on" or "under" the second feature may comprise direct contact of the first and second features, and may also comprise direct contact of the first and second features through another feature in between. Also, the first feature being "on," "above" and "over" the second feature includes the first feature being directly on and obliquely above the second feature, or merely indicating that the first feature is at a higher level than the second feature. A first feature being "under," "below," and "beneath" a second feature includes the first feature being directly under and obliquely below the second feature, or simply meaning that the first feature is at a lesser elevation than the second feature.

The following disclosure provides many different embodiments or examples for implementing different features of the application. In order to simplify the disclosure of the present application, specific example components and arrangements are described below. Of course, they are merely examples and are not intended to limit the present application. Moreover, the present application may repeat reference numerals and/or letters in the various examples, such repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. In addition, examples of various specific processes and materials are provided herein, but one of ordinary skill in the art may recognize applications of other processes and/or use of other materials.

The lower frame of the display panel of the existing mobile phone generally adopts COF or COP technology to set the position of the driving chip, so that the lower frame of the display panel has smaller space. However, the bending region and the GOA circuits located at two sides of the display panel still occupy a certain distance, and the reduction of the frame cannot be further realized. The present application proposes the following technical solutions to solve the above technical problems.

Referring to fig. 1 to 4, the present application provides a display panel 100, which includes a first substrate 10, a first driving circuit layer 20 disposed on the first substrate 10, a second substrate 30 disposed on the first driving circuit layer 20, a second driving circuit layer 40 disposed on the second substrate 30, and a pixel electrode layer disposed on the second driving circuit layer 40;

in this embodiment, orthographic projections of the gate driving device 21 and the source driving device 22 in the first driving circuit layer 20 on the first substrate 10 are located in a display area of the display panel 100.

According to the display panel 100, the gate driving device 21 and the source driving device 22 of the display panel 100 are arranged below the array driving layer of the display panel 100, the gate driving device 21 and the source driving device 22 are located in the display area of the display panel 100 in the orthographic projection mode of the first substrate 10, the original source driving device 22 and the original gate driving device 21 occupying the frame interval are removed, and the narrow-frame design of the display panel 100 is achieved.

The technical solution of the present application can be applied to the OLED display panel 100 or the LCD display panel 100, and different types of display panels 100 correspond to different structures, and the technical solution of the present application is described by taking the OLED display panel 100 as an example with reference to specific embodiments.

Referring to fig. 1, the display panel 100 includes a first substrate 10, a first driving circuit layer 20 on the first substrate 10, a second substrate 30 on the first driving circuit layer 20, a second driving circuit layer 40 on the second substrate 30, a light emitting device layer 50 on the second driving circuit layer 40, and an encapsulation layer 60 on the light emitting device layer 50.

In this embodiment, the first substrate 10 and the second substrate 30 may be one of a rigid substrate and a flexible substrate. When the first substrate 10 and the second substrate 30 are rigid substrates, the material of the first substrate 10 and the second substrate 30 may be made of glass, quartz, or the like. When the first substrate 10 and the second substrate 30 are flexible substrates, the first substrate 10 and the second substrate 30 may be made of polyimide or the like. In the OLED display panel 100, the substrate structure may be a flexible substrate, which is not described in detail herein.

The second driving circuit layer 40 includes a plurality of second thin film transistors 41. The second thin film transistor 41 may be of an etch-stop type, a back channel etch type, or a top gate thin film transistor type, and is not particularly limited. The second thin film transistor 41, for example, of a top gate thin film transistor type, may include a buffer layer 401 on the second substrate 30, an active layer on the buffer layer 401, a gate insulating layer 402 on the active layer, a gate layer on the gate insulating layer 402, an interlayer insulating layer 403 on the gate layer, a source drain layer on the interlayer insulating layer 403, and a planarization layer 404 on the source drain layer.

In this embodiment, the top-gate thin film transistor is not limited to a single-gate structure, but may be configured as a double-gate structure, and the like, which will be described in detail herein.

Referring to fig. 1, the light emitting device layer 50 includes an anode layer 51, a light emitting layer 52 and a cathode layer 53 formed on the second driving circuit layer 40, where the anode layer 51 is the pixel electrode layer.

The anode layer 51 is formed on the planarization layer 404. The anode layer 51 is mainly used to provide holes for electron absorption. In the present embodiment, a top-emission OLED device is taken as an example for illustration, and therefore, the anode layer 51 may be a non-transparent or transparent metal electrode. The light emitting layer 52 is formed on the anode layer 51. The light emitting layer 52 is divided into a plurality of light emitting cells by a pixel defining layer 54.

The cathode layer 53 is formed on the light emitting layer 52. The cathode layer 53 covers the light emitting layer 52 and the pixel defining layer 54 on the planarization layer 404.

In this embodiment, the materials of the anode layer 51 and the cathode layer 53 may be limited according to the light emitting type of the display panel 100. For example, when the display panel 100 is a top emission type display panel 100, the anode layer 51 may be made of a total reflection material, and the cathode layer 53 may be made of a semi-reflection material. When the display panel 100 is a bottom emission type display panel 100, the materials of the cathode layer 53 and the anode layer 51 are exchanged.

The light emitting device layer 50 forms a microcavity effect by total reflection and half reflection of the anode layer 51 and the cathode layer 53, so as to improve the light emitting efficiency of the light emitting device layer 50.

Since a large number of light-shielding metal layers are disposed in the first driving circuit layer 20, if the display panel 100 is of a bottom emission type, the device corresponding to the first driving circuit layer 20 can only be disposed in the non-light-transmitting region of the display panel 100, and the top emission type display panel 100 does not have the above limitation. Therefore, the top emission type display panel 100 has a larger aperture ratio than the bottom emission type display panel 100.

Referring to fig. 1, the encapsulation layer 60 may be a thin film encapsulation layer 60, which may include a first inorganic layer, a first organic layer on the first inorganic layer, and a second inorganic layer on the first organic layer. The specific structure is the same as or similar to the prior art, and is not described in detail herein.

Referring to fig. 1, a first driving circuit layer 20 is disposed between the first substrate 10 and the second substrate 30. The first driving circuit layer 20 is similar to the second driving circuit layer 40, the first driving circuit layer 20 is also provided with a plurality of first thin film transistors 201, and the structure of the first thin film transistors 201 may refer to the second thin film transistors 41 in the second driving circuit layer 40, which is not described herein again.

In the present embodiment, a combination of the plurality of first thin film transistors 201 in the first driving circuit layer 20 may constitute the corresponding gate driving device 21 or source driving device 22.

Referring to fig. 1 and fig. 2, the first driving circuit layer 20 includes the gate driving device 21 located at least on one side of the display panel 100, the gate driving device 21 includes at least one gate driving unit 213, and the gate driving unit 213 is electrically connected to at least one scanning line 405 of the second driving circuit layer 40 through a first via 214.

In this embodiment, the first driving circuit layer 20 may include a first gate driving device 211 located at the first side 701 of the display panel 100 and a second gate driving device 212 located at the third side 703 of the display panel 100, a gate driving unit 213 formed by a plurality of thin film transistors, i.e., a GOA unit, is disposed in the first driving gate device and the second driving gate device, and one GOA unit may scan one or more scanning lines 405 at the same time. The type of the gate driving unit 213 in the present embodiment may be 2T1C, 7T1C, etc. in the related art, and is not particularly limited herein.

In the present embodiment, the first via 214 penetrates through the second substrate 30 and a portion of the second driving circuit layer 40. The first via hole 214 penetrates through the gate insulating layer 402, the buffer layer 401 and the second substrate 30, so that the scan line 405 in the gate layer is electrically connected to the gate driving device 21 in the first driving circuit layer 20 through the first via hole 214.

Since the gate driving devices 21 are disposed on both the left and right sides of the panel, the display panel 100 of the embodiment may input the scanning signals into the panel simultaneously from the gate driving devices 21 on both sides, or the first gate driving device 211 is used to control the odd-numbered scanning lines 405, the second gate driving device 212 is used to control the even-numbered scanning lines 405, and the like, and the specific scanning manner is not described in detail in this application.

Referring to fig. 1 and fig. 2, the first driving circuit layer 20 includes the source driving device 22 located at least on one side of the display panel 100, the source driving device 22 includes at least one source driving unit 223, and the source driving unit 223 is electrically connected to at least one data line 406 of the second driving circuit layer 40 through a second via 224.

In this embodiment, the first side 701 and the third side 703 may be side frames disposed opposite to the display panel 100. The display panel 100 further includes a second side 702 and a fourth side 704 opposite to the second side 702, where the second side 702 and the fourth side 704 may be an upper frame and a bottom frame.

In this embodiment, the first driving circuit layer 20 may include a first source driving device 221 located at the second side 702 of the display panel 100, and the data line 406 of the display panel 100 extends toward the second side 702 along the direction of the first side 701 or the third side 703 and is electrically connected to the first source driving device 221 through the second via 224. The source driving unit 223 of the first source driving device 221 may be electrically connected to at least one of the data lines 406.

In this embodiment, the first driving circuit layer 20 may further include a second source driving device located at the fourth side 704 of the display panel 100, a portion of the data line 406 is electrically connected to the first source driving device 221, a portion of the data line 406 is electrically connected to the second source driving device, and the first source driving device 221 and the second source driving device do not interfere with each other.

In the present embodiment, the second via 224 penetrates through the second substrate 30 and a portion of the second driving circuit layer 40. The second via 224 penetrates through the inter-insulating layer 403, the gate insulating layer 402, the buffer layer 401, and the second substrate 30, so that the data line 406 in the source/drain layer is electrically connected to the source driver 22 in the first driver circuit layer 20 through the second via 224.

Referring to fig. 2, the first via 214 and the second via 224 may be disposed near the edge of the display panel 100. The first via 214 and the second via 224 are disposed at the edge of the display panel 100, so that the influence of the vias on the internal structure of the panel can be avoided.

Referring to fig. 1 and 3, the display panel 100 may include a display layer 200 disposed on a first driving circuit layer 20, and a binding layer 80 disposed on a side of the first driving circuit layer 20 away from the display layer 200. The binding layer 80 is located within the first substrate 10 or on a side of the first substrate 10 away from the light emitting device layer 50.

In this embodiment, an orthographic projection of the bonding layer 80 on the first driving circuit layer 20 is located in a region surrounded by the first gate driving device 211, the second gate driving device 212, and the first source driving device 221 or/and the second source driving device 22.

Referring to fig. 4, the display panel 100 further includes a first fan-out trace 81 connecting the gate driving device 21 and the display panel 100 bonding layer 80, and a second fan-out trace 82 connecting the source driving device 22 and the display panel 100 bonding layer 80.

In this embodiment, the first fan-out trace 81 is electrically connected to the gate driving device 21 through a third via 83, and the second fan-out trace 82 is electrically connected to the source driving device 22 through a fourth via 84.

In this embodiment, in order to avoid short circuit between the first fan-out trace 81 and the second fan-out trace 82 and each signal line in the first driving layer, the first fan-out trace 81 and the second fan-out trace 82 may be disposed on the same layer as the bonding layer 80.

Referring to fig. 1, the first fan-out trace 81 and the second fan-out trace 82 may be located in the first substrate 10. The third via 83 and the fourth via 84 penetrate through the first driving circuit layer 20 and the first substrate 10.

Referring to fig. 4, the first fan-out trace 81 may extend along the bottom end of the gate driving device 21 near the second side 702 to the first terminal area of the bonding layer 80 and be insulated from the second fan-out trace 82.

In this embodiment, the first fan-out trace 81 may extend from the bottom end of the gate driving device 21 near the fourth side 704 to the second terminal area of the bonding region. The technical scheme of this embodiment can improve the distance between each signal line in the first fan-out wire 81 and the second fan-out wire 82, reduce the process and accuracy of the first fan-out wire 81 and the second fan-out wire 82, and avoid the technical problem that the signal lines have short lines.

For the conventional narrow-bezel flexible display panel 100, the bottom bezel of the display panel 100 is generally bent to a side of the display panel 100 away from the light-emitting layer 52, and the space on the back of the display panel 100 is utilized to dispose the driving IC or the display IC on the panel, so as to reduce the bottom bezel of the display panel 100. However, since the bending structure of the flexible display panel 100 still has a certain bending radius, the distance between the lower frames of the display panel 100 cannot be eliminated.

The bonding layer 80 of this embodiment is disposed on a side of the first substrate 10 away from the light emitting layer 52 of the display panel 100, so that the source driver 22 and the gate driver 21 of the display panel 100 can be connected to the bonding layer 80 through corresponding vias, and corresponding data signals are directly input or output from the bottom of the display panel 100, thereby eliminating the distance between the lower frames of the panel and realizing that the distance between the lower frames of the display panel 100 is 0.

In the above embodiment, when the display panel 100 is a bottom emission type or LCD display panel 100, the gate driving device 21 and the source driving device 22 may be located in a non-pixel region between adjacent pixel units of the display panel 100. Light emitted by the light emitting layer 52 or a light source emitted by the backlight module is prevented from being blocked by the corresponding gate driving device 21 and the corresponding source driving device 22.

In the above embodiment, the thickness of the first substrate 10 and the second substrate 30 is 1 to 10 micrometers. Since the technical scheme of this embodiment requires the preparation of the thin film transistor on or in the flexible substrate, the planarization of the panel during the manufacturing process can be ensured only by a certain thickness basis. In addition, the flexible substrate can also increase the bending resistance of the panel or the stress release and the like.

In the above embodiment, the data line 406 or the scan line 405 is electrically connected to the source/drain of each driving device in the first driving circuit layer 20 through a corresponding via hole, and then is transmitted to the binding layer 80 through a signal line in the first driving circuit layer 20, which is in the same layer as the source/drain layer. In addition, the present application is only briefly described by taking the above connection method as an example, and the transmission of the data signal is not limited to the above embodiment of the present application, and any metal layer such as the gate layer and the active layer in the first thin film transistor 201 may be used as a transmission film layer of the data signal.

This application is through with gate drive device 21 and source drive device 22 of display panel 100 set up the below on display panel 100's array drive layer and make gate drive device 21 and source drive device 22 are in orthographic projection on first substrate 10 is located in display panel 100's display area, removes original source drive device 22 and the gate drive device 21 that occupy the frame interval, has realized the narrow frame design of display panel 100, can make display panel 100 all is the display area.

The application also provides a display device, wherein, display device includes above-mentioned display panel and is located polarizer layer and apron layer on the display panel. The working principle of the display device in this embodiment is the same as or similar to that of the display panel, and is not described herein again.

The application provides a display panel and a display device, wherein the display panel comprises a first substrate, a first driving circuit layer located on the first substrate, a second substrate located on the first driving circuit layer, a second driving circuit layer located on the second substrate, and a pixel electrode layer located on the second driving circuit layer. This application is through inciting somebody to action display panel's gate driver spare and source electrode driver spare set up display panel's array drive layer's below and make gate driver spare reaches source electrode driver spare is in orthographic projection on the first substrate is located in display panel's display area, gets rid of original source electrode driver spare and the gate driver spare that occupies the frame interval, has realized the design of the narrow frame of display panel.

In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.

The display panel and the display device provided by the embodiments of the present application are described in detail above, and the principle and the implementation of the present application are explained in the present application by applying specific examples, and the description of the embodiments above is only used to help understanding the technical solution and the core idea of the present application; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.

Claims

1. A display panel, characterized by comprising a first substrate, a first driving circuit layer on the first substrate, a second substrate on the first driving circuit layer, a a second driving circuit layer on the second substrate, and a pixel electrode layer on the second driving circuit layer;

The first driving circuit layer includes a gate driving device on at least one side of the display panel, and a source driving device on at least one side of the display panel;

The gate driving device includes at least one gate driving unit, and the gate driving unit is electrically connected to at least one scan line of the second driving circuit layer through a first via hole;

The source driving device includes at least one source driving unit, and one of the source driving units is electrically connected to at least one data line of the second driving circuit layer through a second via hole;

Wherein, the first via hole and the second via hole penetrate through the second substrate and part of the second driving circuit layer, the gate driving device in the first driving circuit layer and the The orthographic projection of the source driving device on the first substrate is located in the display area of the display panel.

2. The display panel according to claim 1, wherein,

The second driving circuit layer includes an active layer on the second substrate, a gate insulating layer on the active layer, a gate layer on the gate insulating layer, and a gate on the gate an inter-insulating layer on the layer, a source-drain layer on the inter-insulating layer, and a flat layer on the source-drain layer;

Wherein, the first via hole penetrates the gate insulating layer and the second substrate, and the second via hole penetrates the interlayer insulating layer, the gate insulating layer and the second substrate.

3. The display panel according to claim 1, wherein,

The first via hole and the second via hole are disposed close to the edge of the display panel.

4. The display panel according to claim 1, wherein,

The display panel further includes a first fan-out line connecting the gate driving device and the display panel binding layer, and a second fan-out line connecting the source driving device and the display panel binding layer ;

The first fan-out wiring is electrically connected to the gate driving device through a third via hole, and the second fan-out wiring is electrically connected to the source driving device via a fourth via hole;

Wherein, the first fan-out wiring and the second fan-out wiring are located in the first substrate.

5. The display panel according to claim 4, wherein,

The third via hole and the fourth via hole penetrate through the first driving circuit layer and the first substrate.

6. The display panel according to claim 1, wherein,

The first driving circuit layer includes a first gate driving device on a first side of the display panel, a second gate driving device on a third side of the display panel, and a second gate driving device on the first side of the display panel. The first source driving device on the two sides;

The orthographic projection of the binding layer of the display panel on the first driving circuit layer is located around the first gate driving device, the second gate driving device, and the first source driving device within the formed area.

7 . The display panel according to claim 1 , wherein the gate driving device and the source driving device are located in a non-pixel area between adjacent pixel units of the display panel. 8 .

8 . The display panel according to claim 1 , wherein the first substrate and the second substrate are made of flexible materials, and the thickness of the first substrate and the second substrate 1 to 10 microns.

9 . A display device, characterized in that, the display device comprises the display panel according to any one of claims 1 to 8 , and a polarizer layer and a cover layer on the display panel. 10 .