CN111370339A - Room temperature isostatic pressing metal bonding method for wafers - Google Patents
Room temperature isostatic pressing metal bonding method for wafers Download PDFInfo
- Publication number
- CN111370339A CN111370339A CN202010204986.XA CN202010204986A CN111370339A CN 111370339 A CN111370339 A CN 111370339A CN 202010204986 A CN202010204986 A CN 202010204986A CN 111370339 A CN111370339 A CN 111370339A
- Authority
- CN
- China
- Prior art keywords
- bonding
- wafer
- metal
- wafers
- room temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 235000012431 wafers Nutrition 0.000 title claims abstract description 91
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 65
- 239000002184 metal Substances 0.000 title claims abstract description 65
- 238000000034 method Methods 0.000 title claims abstract description 45
- 238000000462 isostatic pressing Methods 0.000 title claims abstract description 20
- 239000007788 liquid Substances 0.000 claims abstract description 18
- 238000000151 deposition Methods 0.000 claims abstract description 10
- 238000004140 cleaning Methods 0.000 claims abstract description 6
- 230000008021 deposition Effects 0.000 claims abstract description 4
- 239000012535 impurity Substances 0.000 claims abstract description 4
- 239000000463 material Substances 0.000 claims description 17
- 230000008569 process Effects 0.000 claims description 7
- 150000002739 metals Chemical class 0.000 claims description 6
- 238000004544 sputter deposition Methods 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- 229910052804 chromium Inorganic materials 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 238000002360 preparation method Methods 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 238000009713 electroplating Methods 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 238000005229 chemical vapour deposition Methods 0.000 claims description 2
- 230000008020 evaporation Effects 0.000 claims description 2
- 238000001704 evaporation Methods 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- 238000001465 metallisation Methods 0.000 claims description 2
- 229910052697 platinum Inorganic materials 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims description 2
- 229910052709 silver Inorganic materials 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims description 2
- 229910052718 tin Inorganic materials 0.000 claims description 2
- QZQVBEXLDFYHSR-UHFFFAOYSA-N gallium(III) oxide Inorganic materials O=[Ga]O[Ga]=O QZQVBEXLDFYHSR-UHFFFAOYSA-N 0.000 claims 1
- 239000011229 interlayer Substances 0.000 abstract 1
- 239000010410 layer Substances 0.000 abstract 1
- 238000005516 engineering process Methods 0.000 description 10
- 230000005496 eutectics Effects 0.000 description 6
- 230000008859 change Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 3
- 239000008367 deionised water Substances 0.000 description 3
- 229910021641 deionized water Inorganic materials 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000011282 treatment Methods 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 238000004026 adhesive bonding Methods 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000001755 magnetron sputter deposition Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 230000005693 optoelectronics Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 208000033999 Device damage Diseases 0.000 description 1
- 229910005191 Ga 2 O 3 Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 239000003513 alkali Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 230000005686 electrostatic field Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 230000008595 infiltration Effects 0.000 description 1
- 238000001764 infiltration Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82053—Bonding environment
- H01L2224/8209—Vacuum
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/822—Applying energy for connecting
- H01L2224/82201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/828—Bonding techniques
- H01L2224/82895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
Abstract
本公开提供一种晶圆的室温等静压金属键合方法,包括:步骤S1:清洗待键合晶圆,去除晶圆表面杂质;步骤S2:在清洗干净的晶圆表面沉积金属中间层;步骤S3:将分别完成金属中间层沉积的两晶圆正面对准贴合,固定后装入模具内,采用真空泵对模具进行抽真空处理并密封;步骤S4:将密封完好的模具置于等静压键合机的高压缸中,锁紧高压缸,充入液体压力介质,使模具完全浸入液体压力介质中,并与液体压力介质直接接触;步骤S5:设置键合压力及键合时间,对待键合晶圆进行键合,键合结束后,卸压并取出键合晶圆,完成晶圆的室温等静压金属键合。
The present disclosure provides a room temperature isostatic pressing metal bonding method for wafers, including: step S1: cleaning the wafer to be bonded to remove impurities on the wafer surface; step S2: depositing a metal intermediate layer on the cleaned wafer surface; Step S3: Align the front faces of the two wafers on which the metal interlayer deposition has been completed, mount them into the mold after fixing, and use a vacuum pump to vacuumize and seal the mold; Step S4: Place the well-sealed mold in an isostatic In the high-pressure cylinder of the pressure bonding machine, lock the high-pressure cylinder and fill it with a liquid pressure medium, so that the mold is completely immersed in the liquid pressure medium and directly contacts with the liquid pressure medium; Step S5: Set the bonding pressure and bonding time, and treat the The bonded wafers are bonded, and after the bonding is completed, the pressure is released and the bonded wafers are taken out to complete the room temperature isostatic metal bonding of the wafers.
Description
技术领域technical field
本公开涉及晶圆键合技术技术领域,尤其涉及一种晶圆的室温等静压金属键合方法,采用等静压键合设备实现晶圆的室温键合。The present disclosure relates to the technical field of wafer bonding technology, and in particular, to a room temperature isostatic pressing metal bonding method of wafers, which adopts isostatic pressing bonding equipment to realize the room temperature bonding of wafers.
背景技术Background technique
半导体晶圆键合技术是半导体工艺中的一门重要技术,它对实现不同材料器件的准单片集成,光电子器件的性能改善和新型半导体器件的发展起了极大的推动作用。常见的晶圆键合方法包括:粘结剂键合、阳极键合、直接晶圆键合以及金属共晶键合等。Semiconductor wafer bonding technology is an important technology in semiconductor technology. It has greatly promoted the realization of quasi-monolithic integration of devices of different materials, the performance improvement of optoelectronic devices and the development of new semiconductor devices. Common wafer bonding methods include: adhesive bonding, anodic bonding, direct wafer bonding, and metal eutectic bonding.
粘结剂键合采用环氧树脂等有机材料作为键合层,进行晶圆粘合键合,键合中,样品的表面形貌可以得到补偿,避免了一些表面处理步骤,但是,由于所使用的粘结剂的厚度通常在微米级,且粘结剂本身导热能力差,因此会严重影响器件的散热;阳极键合是在一定温度下对待键合材料施加强静电场来实现键合的一种技术,该技术对晶圆表面粗糙度的要求低于直接键合,对键合环境要求相对宽松,该技术一般用于含碱玻璃材料的键合,键合后,结构中可能会出现较大的残余热应力;直接晶圆键合是近年发展起来的一种不需要中间层的晶圆键合方法,避开中间层的确可以有效降低键合界面的热阻,但是,该键合技术对晶圆表面粗糙度、洁净程度要求非常高,而要获得一个符合要求的键合表面,无疑是十分昂贵和复杂的,这对晶圆键合成本和效率都存在较大挑战,另外,方法中通过浸润或干法处理对晶圆表面进行表面改性处理,使晶圆表面呈现极端的亲水性或疏水性,因此适用范围也会受到一定的局限。金属共晶键合通过两种金属融合为合金并固化实现键合,金属共晶键合相比于以上几种键合方式更具有吸引力,主要原因的是金属形成流体状态,容易在键合区扩展,所以可以比其他键合方法适应更高的表面形貌和非平面度,然而,金属熔体高度必须足以浸润异形区域(通常3-5μm厚),并能够在界面形成高熔点的金属间化合物,共晶金属键合温度需达到合金的共晶温度,该温度通常需要上百摄氏度。The adhesive bonding uses organic materials such as epoxy resin as the bonding layer for wafer bonding. During the bonding, the surface morphology of the sample can be compensated and some surface treatment steps are avoided. However, due to the use of The thickness of the adhesive is usually in the micron level, and the adhesive itself has poor thermal conductivity, so it will seriously affect the heat dissipation of the device; anodic bonding is a process of applying a strong electrostatic field to the bonding material at a certain temperature to achieve bonding. This technology has lower requirements on the surface roughness of the wafer than direct bonding, and relatively loose requirements for the bonding environment. This technology is generally used for the bonding of alkali-containing glass materials. After bonding, there may be relatively Large residual thermal stress; direct wafer bonding is a wafer bonding method developed in recent years that does not require an intermediate layer. Avoiding the intermediate layer can indeed effectively reduce the thermal resistance of the bonding interface. However, this bonding technology The requirements for wafer surface roughness and cleanliness are very high, and it is undoubtedly very expensive and complicated to obtain a bonding surface that meets the requirements, which poses great challenges to the cost and efficiency of wafer bonding. In addition, the method The surface modification of the wafer surface is carried out by infiltration or dry treatment, which makes the wafer surface extremely hydrophilic or hydrophobic, so the scope of application is also limited. Metal eutectic bonding is achieved by the fusion of two metals into an alloy and solidification. Compared with the above several bonding methods, metal eutectic bonding is more attractive. The main reason is that the metal forms a fluid state and is easy to bond. Region expansion, so can accommodate higher surface topography and non-planarity than other bonding methods, however, the metal melt height must be high enough to wet the profiled region (usually 3-5 μm thick) and be able to form a high melting point metal at the interface For inter-compounds, the eutectic metal bonding temperature needs to reach the eutectic temperature of the alloy, which usually needs to be hundreds of degrees Celsius.
随着MEMS、光电技术、芯片集成和系统封装的发展,对低温晶圆键合工艺提出了新的要求,在满足晶圆键合的一般要求前提下,开发出键合效率高、成本低且对器件无损的低温键合技术成为发展的必然。With the development of MEMS, optoelectronic technology, chip integration and system packaging, new requirements have been put forward for the low-temperature wafer bonding process. Low-temperature bonding technology that is non-destructive to devices has become an inevitable development.
公开内容public content
(一)要解决的技术问题(1) Technical problems to be solved
基于上述问题,本公开提供了一种晶圆的室温等静压金属键合方法,以缓解现有技术中晶圆键合中成本高、效率低、高温或压力不均导致的器件损坏等技术问题。Based on the above problems, the present disclosure provides a room temperature isostatic pressing metal bonding method for wafers, so as to alleviate the device damage caused by high cost, low efficiency, high temperature or uneven pressure in wafer bonding in the prior art. question.
(二)技术方案(2) Technical solutions
在本公开中,提供一种晶圆的室温等静压金属键合方法,包括:In the present disclosure, a room temperature isostatic pressing metal bonding method for wafers is provided, including:
步骤S1:清洗待键合晶圆,去除晶圆表面杂质;Step S1: cleaning the wafer to be bonded to remove impurities on the surface of the wafer;
步骤S2:在清洗干净的晶圆表面沉积金属中间层;Step S2: depositing a metal intermediate layer on the cleaned wafer surface;
步骤S3:将分别完成金属中间层沉积的两晶圆正面对准贴合,固定后装入模具内,采用真空泵对模具进行抽真空处理并密封;Step S3: align the front faces of the two wafers on which the metal intermediate layer deposition has been completed respectively, mount them into the mold after fixing, and use a vacuum pump to vacuumize and seal the mold;
步骤S4:将密封完好的模具置于等静压键合机的高压缸中,锁紧高压缸,充入液体压力介质,使模具完全浸入液体压力介质中,并与液体压力介质直接接触;Step S4: placing the well-sealed mold in the high-pressure cylinder of the isostatic pressure bonding machine, locking the high-pressure cylinder, and filling it with a liquid pressure medium, so that the mold is completely immersed in the liquid pressure medium and is in direct contact with the liquid pressure medium;
步骤S5:设置键合压力及键合时间,对待键合晶圆进行键合,键合结束后,卸压并取出键合晶圆,完成晶圆的室温等静压金属键合。Step S5 : setting the bonding pressure and bonding time, and bonding the wafers to be bonded. After the bonding is completed, the pressure is released and the bonded wafers are taken out to complete the room temperature isostatic metal bonding of the wafers.
在本公开实施例中,所述晶圆的制备材料包括:Si、GaAs、InP、GaN、SiC、AlN或Ga2O3基结构材料中任意一种。In the embodiment of the present disclosure, the preparation material of the wafer includes: any one of Si, GaAs, InP, GaN, SiC, AlN or Ga 2 O 3 based structural materials.
在本公开实施例中,步骤S1中,采用化学清洗方法。In the embodiment of the present disclosure, in step S1, a chemical cleaning method is adopted.
在本公开实施例中,步骤S2中,金属中间层的沉积方法包括:溅射、化学气相沉积、蒸发、电镀或激光金属沉积中至少一种。In the embodiment of the present disclosure, in step S2, the deposition method of the metal intermediate layer includes at least one of sputtering, chemical vapor deposition, evaporation, electroplating or laser metal deposition.
在本公开实施例中,步骤S2中,所述金属中间层,包括:In the embodiment of the present disclosure, in step S2, the metal intermediate layer includes:
黏附层金属,制备材料包括:Ti、Ni或Cr中至少一种;以及The adhesion layer metal, the preparation material includes: at least one of Ti, Ni or Cr; and
键合中间层,制备材料包括:Au、Cu、Ag、In、Ti、Sn、Pt、Cr、Ge或Ni中至少一种。For bonding the intermediate layer, the preparation material includes: at least one of Au, Cu, Ag, In, Ti, Sn, Pt, Cr, Ge or Ni.
在本公开实施例中,所述黏附层金属厚度为5-100nm。In the embodiment of the present disclosure, the metal thickness of the adhesion layer is 5-100 nm.
在本公开实施例中,所述键合中间层厚度为100-500nm。In the embodiment of the present disclosure, the thickness of the bonding intermediate layer is 100-500 nm.
在本公开实施例中,步骤S5中,晶圆的键合过程是在室温条件下进行。In the embodiment of the present disclosure, in step S5, the bonding process of the wafer is performed at room temperature.
在本公开实施例中,步骤S5中,键合压力为30-200MPa,键合时间为30-120min。In the embodiment of the present disclosure, in step S5, the bonding pressure is 30-200 MPa, and the bonding time is 30-120 min.
在本公开实施例中,晶圆的有效键合面积占比大于95%。In the embodiment of the present disclosure, the effective bonding area of the wafer accounts for more than 95%.
(三)有益效果(3) Beneficial effects
从上述技术方案可以看出,本公开晶圆的室温等静压金属键合方法至少具有以下有益效果其中之一或其中一部分:It can be seen from the above technical solutions that the room temperature isostatic pressing metal bonding method of the wafer of the present disclosure has at least one or a part of the following beneficial effects:
(1)将金属中间层厚度降低一个量级,有助于降低界面热阻;(1) Reduce the thickness of the metal intermediate layer by an order of magnitude, which helps to reduce the interface thermal resistance;
(2)可在室温下,实现超薄金属中间层的晶圆键合,避免了高温对材料及器件性能造成影响;(2) Wafer bonding of ultra-thin metal intermediate layers can be realized at room temperature, avoiding the impact of high temperature on the performance of materials and devices;
(3)对晶圆表面状态要求不高,无需对材料表面进行额外的抛光和改性处理,工艺简化,极大的降低成本,提高键合效率;(3) The requirements for the surface state of the wafer are not high, and there is no need to perform additional polishing and modification treatments on the surface of the material, the process is simplified, the cost is greatly reduced, and the bonding efficiency is improved;
(4)保证样品受力均匀,不会对晶圆造成物理性的破坏,保证材料及器件性能不受影响;(4) Ensure that the sample is uniformly stressed, will not cause physical damage to the wafer, and ensure that the performance of materials and devices is not affected;
(5)不受样品尺寸形状限制,可以满足多尺寸的晶圆键合。(5) It is not limited by the size and shape of the sample, and can meet the bonding of wafers of multiple sizes.
附图说明Description of drawings
图1是本公开实施例晶圆的室温等静压金属键合方法的流程示意图。FIG. 1 is a schematic flowchart of a room temperature isostatic metal bonding method for wafers according to an embodiment of the present disclosure.
图2是等静压键合机的系统组成示意图。Figure 2 is a schematic diagram of the system composition of the isostatic pressing machine.
图3是本公开实施例依室温等静压金属键合方法键合后的晶圆超声扫描显微镜测试结果示意图。FIG. 3 is a schematic diagram of a test result of an ultrasonic scanning microscope of a wafer bonded by a room temperature isostatic pressing metal bonding method according to an embodiment of the present disclosure.
图4是本公开实施例依室温等静压金属键合方法键合后的晶圆的电子显微镜扫描结果示意图。4 is a schematic diagram of an electron microscope scanning result of wafers bonded by a room temperature isostatic metal bonding method according to an embodiment of the present disclosure.
【附图中本公开实施例主要元件符号说明】[Description of Symbols of Main Elements of the Embodiments of the Present Disclosure in the Drawings]
1-上盖;2-密封圈;3-液体压力介质;4-样品篮;5-样品;6-提升系统;7-高压缸;8-螺钉;9-下盖;10-压力介质管道;11-压力表;12-支撑架。1-upper cover; 2-seal ring; 3-liquid pressure medium; 4-sample basket; 5-sample; 6-lifting system; 7-high pressure cylinder; 8-screw; 9-lower cover; 10-pressure medium pipeline; 11-pressure gauge; 12-support frame.
具体实施方式Detailed ways
本公开提供了一种晶圆的室温等静压金属键合方法,其仍属于金属键合范畴,可用于集成电路制造、微机电系统(MEMS)封装和多功能芯片集成等领域,但与金属共晶键合有本质的不同,不仅将金属中间层厚度降低一个量级,而且可在室温下,实现超薄金属中间层的晶圆键合,避免了高温对材料及器件性能造成影响;对晶圆表面状态要求不高,不需要对表面进行额外的抛光及活化处理;在键合过程中,高压缸通过液体压力介质将较高压力从各个方向均等地施加到晶圆上,不会对晶圆造成物理性的破坏,保证材料及器件性能不受影响。The present disclosure provides a room temperature isostatic metal bonding method for wafers, which still belongs to the category of metal bonding, and can be used in the fields of integrated circuit manufacturing, micro-electromechanical system (MEMS) packaging, and multi-functional chip integration. Eutectic bonding is fundamentally different. It not only reduces the thickness of the metal intermediate layer by an order of magnitude, but also realizes wafer bonding of ultra-thin metal intermediate layers at room temperature, avoiding the impact of high temperature on the performance of materials and devices; The surface state of the wafer is not required to be high, and additional polishing and activation treatment of the surface is not required; during the bonding process, the high-pressure cylinder applies a higher pressure to the wafer from all directions through the liquid pressure medium equally, which will not cause any damage to the wafer. The wafer causes physical damage to ensure that the material and device performance are not affected.
为使本公开的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本公开进一步详细说明。In order to make the objectives, technical solutions and advantages of the present disclosure clearer, the present disclosure will be further described in detail below with reference to the specific embodiments and the accompanying drawings.
在本公开实施例中,提供一种晶圆的室温等静压金属键合方法,结合图1至图4所示,所述晶圆的室温等静压金属键合方法,包括:In an embodiment of the present disclosure, a method for metal bonding by room temperature isostatic pressing of wafers is provided. With reference to FIGS. 1 to 4 , the method for metal bonding by room temperature isostatic pressing of wafers includes:
步骤S1:清洗待键合晶圆,去除晶圆表面杂质;Step S1: cleaning the wafer to be bonded to remove impurities on the surface of the wafer;
步骤S2:在清洗干净的晶圆表面沉积金属中间层;Step S2: depositing a metal intermediate layer on the cleaned wafer surface;
步骤S3:将分别完成金属中间层沉积的两晶圆正面对准贴合,固定后装入模具内,采用真空泵对模具进行抽真空处理并密封;Step S3: align the front faces of the two wafers on which the metal intermediate layer deposition has been completed respectively, mount them into the mold after fixing, and use a vacuum pump to vacuumize and seal the mold;
步骤S4:将密封完好的模具置于等静压键合机的高压缸中,锁紧高压缸,充入液体压力介质,使模具完全浸入液体压力介质中,并与液体压力介质直接接触;Step S4: placing the well-sealed mold in the high-pressure cylinder of the isostatic pressure bonding machine, locking the high-pressure cylinder, and filling it with a liquid pressure medium, so that the mold is completely immersed in the liquid pressure medium and is in direct contact with the liquid pressure medium;
步骤S5:设置键合压力及键合时间,对待键合晶圆进行键合,键合结束后,卸压并取出键合晶圆,完成晶圆的室温等静压金属键合。Step S5 : setting the bonding pressure and bonding time, and bonding the wafers to be bonded. After the bonding is completed, the pressure is released and the bonded wafers are taken out to complete the room temperature isostatic metal bonding of the wafers.
所述步骤S1中,对待键合晶圆进行清洗,首先,分别用丙酮、乙醇、去离子水对待键合晶圆超声清洗10-60min,再用去离子水冲洗,然后用HCl∶H2O=1∶1~10的溶液对待键合晶圆超声清洗5-30min,接着用去离子水冲洗,最后用氮气枪吹干;In the step S1, the wafer to be bonded is cleaned. First, the wafer to be bonded is ultrasonically cleaned with acetone, ethanol and deionized water for 10-60 min, then rinsed with deionized water, and then washed with HCl:H 2 O The solution of =1:1~10 is ultrasonically cleaned for 5-30min of the bonded wafer, then rinsed with deionized water, and finally dried with a nitrogen gun;
所述步骤S2中,在清洗干净的晶圆表面沉积金属中间层,金属中间层为Ti/Au双金属层,其中,金属Ti作为黏附层,金属Ti的厚度为5-50nm,溅射功率为100-300W,Au的厚度为100-500nm,溅射功率为100-300W;黏附层金属为Ti、Ni或Cr中的一种,键合中间层为Au,Cu或Al中的一种,制备方式为磁控溅射,电子束蒸发或电镀中的一种;优先地,采用磁控溅射设备在晶圆上分别进行Ti、Au金属靶材的直流溅射和射频溅射;In the step S2, a metal intermediate layer is deposited on the cleaned wafer surface, and the metal intermediate layer is a Ti/Au bimetallic layer, wherein the metal Ti is used as the adhesion layer, the thickness of the metal Ti is 5-50 nm, and the sputtering power is 100-300W, the thickness of Au is 100-500nm, the sputtering power is 100-300W; the metal of the adhesion layer is one of Ti, Ni or Cr, and the bonding intermediate layer is one of Au, Cu or Al, prepared The method is one of magnetron sputtering, electron beam evaporation or electroplating; preferably, magnetron sputtering equipment is used to perform DC sputtering and radio frequency sputtering of Ti and Au metal targets on the wafer respectively;
所述步骤S3中,将沉积完金属中间层的两晶圆正面对准贴合,固定后装入模具内,用真空泵对模具进行抽真空处理,模具内的空气排出后将模具密封;In the step S3, the front faces of the two wafers on which the metal intermediate layer has been deposited are aligned and bonded, and after being fixed, they are loaded into the mold, the mold is evacuated with a vacuum pump, and the mold is sealed after the air in the mold is discharged;
所述步骤S4中,如图2所示,高压缸7通过螺钉8固定于支撑架12上,其设置有提升系统6;将密封完好的模具置于等静压键合机的高压缸中,关闭上盖1,下盖9,锁紧高压缸7,高压缸设置有密封圈2,通过压力介质管道10充入液体压力介质3,模具置入样品篮4中,使模具完全浸入液体压力介质3中,并与液体压力介质直接接触,利用高压设备对缸中的压力介质施加一定的压力,通过压力介质将压力各向均等地施加到待键合晶圆上;等静压键合机工作时,将密封于模具中的样品5放入高压缸中,通过高压油泵沿着压力介质管道10向高压缸中冲入液体压力介质,并与模具直接接触,即可实现对样品施加各向同性的压力,通过压力表11监控实时压力状态;In the step S4, as shown in FIG. 2, the high-pressure cylinder 7 is fixed on the
所述步骤S5中,进入等静压键合机控制系统,设置键合压力及键合时间,对待键合晶圆进行键合,键合结束后,卸压并取出键合晶圆,键合压力为30-200MPa,键合时间为30min-120min。In the step S5, enter the control system of the isostatic pressure bonding machine, set the bonding pressure and bonding time, and bond the to-be-bonded wafers. The pressure is 30-200MPa, and the bonding time is 30min-120min.
如图3所示,键合后的超声扫描显微镜图显示,晶圆的有效键合面积可达96.37%,未键合率为3.63%。As shown in Figure 3, the ultrasonic scanning microscope image after bonding shows that the effective bonding area of the wafer can reach 96.37%, and the unbonded rate is 3.63%.
图4是依照本公开键合晶圆的横截面扫描电子显微镜图,由图可知,键合界面清晰,金属中间层厚度均匀一致。4 is a scanning electron microscope image of a cross-section of a bonded wafer according to the present disclosure. It can be seen from the figure that the bonding interface is clear and the thickness of the metal intermediate layer is uniform.
至此,已经结合附图对本公开实施例进行了详细描述。需要说明的是,在附图或说明书正文中,未绘示或描述的实现方式,均为所属技术领域中普通技术人员所知的形式,并未进行详细说明。此外,上述对各元件和方法的定义并不仅限于实施例中提到的各种具体结构、形状或方式,本领域普通技术人员可对其进行简单地更改或替换。So far, the embodiments of the present disclosure have been described in detail with reference to the accompanying drawings. It should be noted that, in the accompanying drawings or the text of the description, the implementations that are not shown or described are in the form known to those of ordinary skill in the technical field, and are not described in detail. In addition, the above definitions of various elements and methods are not limited to various specific structures, shapes or manners mentioned in the embodiments, and those of ordinary skill in the art can simply modify or replace them.
依据以上描述,本领域技术人员应当对本公开晶圆的室温等静压金属键合方法有了清楚的认识。Based on the above description, those skilled in the art should have a clear understanding of the room temperature isostatic metal bonding method of the wafers of the present disclosure.
综上所述,本公开提供了一种晶圆的室温等静压金属键合方法,采用等静压技术保证样品受力均匀,一方面避免物理损伤,另一方面最大限度地降低了金属中间层厚度,有助于降低界面热阻;放低了对晶圆表面状态的要求,无需对材料表面进行额外的抛光和改性处理,极大的降低成本,提高键合效率;不受样品尺寸形状限制,可以满足多尺寸的晶圆键合。To sum up, the present disclosure provides a method for metal bonding by room temperature isostatic pressing of wafers. The isostatic pressing technology is used to ensure that the sample is uniformly stressed, on the one hand, physical damage is avoided, and on the other hand, the metal intermediate is minimized. The thickness of the layer helps to reduce the thermal resistance of the interface; it lowers the requirements for the state of the wafer surface, and does not require additional polishing and modification of the material surface, which greatly reduces the cost and improves the bonding efficiency; it is not affected by the sample size Shape constraints, can meet multi-size wafer bonding.
还需要说明的是,实施例中提到的方向用语,例如“上”、“下”、“前”、“后”、“左”、“右”等,仅是参考附图的方向,并非用来限制本公开的保护范围。贯穿附图,相同的元素由相同或相近的附图标记来表示。在可能导致对本公开的理解造成混淆时,将省略常规结构或构造。It should also be noted that the directional terms mentioned in the embodiments, such as "up", "down", "front", "rear", "left", "right", etc., only refer to the directions of the drawings, not used to limit the scope of protection of the present disclosure. Throughout the drawings, the same elements are denoted by the same or similar reference numbers. Conventional structures or constructions will be omitted when it may lead to obscuring the understanding of the present disclosure.
并且图中各部件的形状和尺寸不反映真实大小和比例,而仅示意本公开实施例的内容。另外,在权利要求中,不应将位于括号之间的任何参考符号构造成对权利要求的限制。Moreover, the shapes and sizes of the components in the figures do not reflect the actual size and proportion, but merely illustrate the contents of the embodiments of the present disclosure. Furthermore, in the claims, any reference signs placed between parentheses shall not be construed as limiting the claim.
除非有所知名为相反之意,本说明书及所附权利要求中的数值参数是近似值,能够根据通过本公开的内容所得的所需特性改变。具体而言,所有使用于说明书及权利要求中表示组成的含量、反应条件等等的数字,应理解为在所有情况中是受到「约」的用语所修饰。一般情况下,其表达的含义是指包含由特定数量在一些实施例中±10%的变化、在一些实施例中±5%的变化、在一些实施例中±1%的变化、在一些实施例中±0.5%的变化。Unless known to the contrary, the numerical parameters set forth in this specification and attached claims are approximations that can vary depending upon the desired properties sought to be obtained from the teachings of the present disclosure. Specifically, all numbers used in the specification and claims to indicate compositional contents, reaction conditions, etc., should be understood as being modified by the word "about" in all cases. In general, the meaning expressed is meant to include a change of ±10% in some embodiments, a change of ±5% in some embodiments, a change of ±1% in some embodiments, and a change of ±1% in some embodiments. Example ±0.5% variation.
再者,单词“包含”不排除存在未列在权利要求中的元件或步骤。位于元件之前的单词“一”或“一个”不排除存在多个这样的元件。Furthermore, the word "comprising" does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements.
说明书与权利要求中所使用的序数例如“第一”、“第二”、“第三”等的用词,以修饰相应的元件,其本身并不意味着该元件有任何的序数,也不代表某一元件与另一元件的顺序、或是制造方法上的顺序,该些序数的使用仅用来使具有某命名的一元件得以和另一具有相同命名的元件能做出清楚区分。The ordinal numbers such as "first", "second", "third", etc. used in the description and the claims are used to modify the corresponding elements, which themselves do not mean that the elements have any ordinal numbers, nor do they Representing the order of a certain element and another element, or the order in the manufacturing method, the use of these ordinal numbers is only used to clearly distinguish an element with a certain name from another element with the same name.
此外,除非特别描述或必须依序发生的步骤,上述步骤的顺序并无限制于以上所列,且可根据所需设计而变化或重新安排。并且上述实施例可基于设计及可靠度的考虑,彼此混合搭配使用或与其他实施例混合搭配使用,即不同实施例中的技术特征可以自由组合形成更多的实施例。Furthermore, unless the steps are specifically described or must occur sequentially, the order of the above steps is not limited to those listed above, and may be varied or rearranged according to the desired design. And the above embodiments can be mixed and matched with each other or with other embodiments based on the consideration of design and reliability, that is, the technical features in different embodiments can be freely combined to form more embodiments.
本领域那些技术人员可以理解,可以对实施例中的设备中的模块进行自适应性地改变并且把它们设置在与该实施例不同的一个或多个设备中。可以把实施例中的模块或单元或组件组合成一个模块或单元或组件,以及此外可以把它们分成多个子模块或子单元或子组件。除了这样的特征和/或过程或者单元中的至少一些是相互排斥之外,可以采用任何组合对本说明书(包括伴随的权利要求、摘要和附图)中公开的所有特征以及如此公开的任何方法或者设备的所有过程或单元进行组合。除非另外明确陈述,本说明书(包括伴随的权利要求、摘要和附图)中公开的每个特征可以由提供相同、等同或相似目的的替代特征来代替。并且,在列举了若干装置的单元权利要求中,这些装置中的若干个可以是通过同一个硬件项来具体体现。Those skilled in the art will understand that the modules in the device in the embodiment can be adaptively changed and arranged in one or more devices different from the embodiment. The modules or units or components in the embodiments may be combined into one module or unit or component, and further they may be divided into multiple sub-modules or sub-units or sub-assemblies. All features disclosed in this specification (including accompanying claims, abstract and drawings) and any method so disclosed may be employed in any combination, unless at least some of such features and/or procedures or elements are mutually exclusive. All processes or units of equipment are combined. Each feature disclosed in this specification (including accompanying claims, abstract and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Also, in a unit claim enumerating several means, several of these means can be embodied by one and the same item of hardware.
类似地,应当理解,为了精简本公开并帮助理解各个公开方面中的一个或多个,在上面对本公开的示例性实施例的描述中,本公开的各个特征有时被一起分组到单个实施例、图、或者对其的描述中。然而,并不应将该公开的方法解释成反映如下意图:即所要求保护的本公开要求比在每个权利要求中所明确记载的特征更多的特征。更确切地说,如下面的权利要求书所反映的那样,公开方面在于少于前面公开的单个实施例的所有特征。因此,遵循具体实施方式的权利要求书由此明确地并入该具体实施方式,其中每个权利要求本身都作为本公开的单独实施例。Similarly, it will be appreciated that in the above description of exemplary embodiments of the disclosure, various features of the disclosure are sometimes grouped together into a single embodiment, figure, or its description. However, this method of disclosure should not be interpreted as reflecting an intention that the claimed disclosure requires more features than are expressly recited in each claim. Rather, as the following claims reflect, disclosed aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the Detailed Description are hereby expressly incorporated into this Detailed Description, with each claim standing on its own as a separate embodiment of the present disclosure.
以上所述的具体实施例,对本公开的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本公开的具体实施例而已,并不用于限制本公开,凡在本公开的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本公开的保护范围之内。The specific embodiments described above further describe the purpose, technical solutions and beneficial effects of the present disclosure in detail. It should be understood that the above-mentioned specific embodiments are only specific embodiments of the present disclosure, and are not intended to limit the present disclosure. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present disclosure should be included within the protection scope of the present disclosure.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010204986.XA CN111370339B (en) | 2020-03-20 | 2020-03-20 | Room temperature isostatic pressing metal bonding method for wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010204986.XA CN111370339B (en) | 2020-03-20 | 2020-03-20 | Room temperature isostatic pressing metal bonding method for wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111370339A true CN111370339A (en) | 2020-07-03 |
CN111370339B CN111370339B (en) | 2022-02-22 |
Family
ID=71206867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010204986.XA Active CN111370339B (en) | 2020-03-20 | 2020-03-20 | Room temperature isostatic pressing metal bonding method for wafer |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111370339B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111968918A (en) * | 2020-08-26 | 2020-11-20 | 中国科学技术大学 | Method for reducing thickness of gallium oxide substrate layer |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012089740A (en) * | 2010-10-21 | 2012-05-10 | Fujitsu Ltd | Manufacturing method and bonding method of semiconductor device |
CN103337464A (en) * | 2013-06-03 | 2013-10-02 | 中国电子科技集团公司第二十六研究所 | Novel metal diffusion bonding technology |
CN107112199A (en) * | 2014-12-22 | 2017-08-29 | 三菱重工工作机械株式会社 | The manufacture method of semiconductor device and semiconductor device |
-
2020
- 2020-03-20 CN CN202010204986.XA patent/CN111370339B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012089740A (en) * | 2010-10-21 | 2012-05-10 | Fujitsu Ltd | Manufacturing method and bonding method of semiconductor device |
CN103337464A (en) * | 2013-06-03 | 2013-10-02 | 中国电子科技集团公司第二十六研究所 | Novel metal diffusion bonding technology |
CN107112199A (en) * | 2014-12-22 | 2017-08-29 | 三菱重工工作机械株式会社 | The manufacture method of semiconductor device and semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111968918A (en) * | 2020-08-26 | 2020-11-20 | 中国科学技术大学 | Method for reducing thickness of gallium oxide substrate layer |
CN111968918B (en) * | 2020-08-26 | 2024-03-29 | 中国科学技术大学 | A method of reducing the thickness of a gallium oxide substrate layer |
Also Published As
Publication number | Publication date |
---|---|
CN111370339B (en) | 2022-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6300525B2 (en) | Sintered material and mounting method using the same | |
JP2024045324A (en) | Sinter material and bond method using the same | |
US8037918B2 (en) | Pick-up heads and systems for die bonding and related applications | |
RU2536076C2 (en) | Method of connection, sealed structure made thereby and system of sealed structures | |
CN101853795A (en) | A low-temperature thermocompression bonding method | |
CN103337464B (en) | The diffusion interlinked technique of a kind of novel metal | |
CN209897019U (en) | A thin film cavity acoustic resonator filter | |
CN111370339A (en) | Room temperature isostatic pressing metal bonding method for wafers | |
CN104241147A (en) | Low-temperature bonding method based on aluminum and germanium eutectic | |
Hu et al. | Two-step Ar/N 2 plasma-activated Al surface for Al-Al direct bonding | |
CN105197881A (en) | Method for realizing silicon-silicon bonding by using diffusion and mutual dissolution of metal material | |
Gondcharton et al. | Mechanisms overview of thermocompression process for copper metal bonding | |
CN113782505B (en) | A kind of surface smoothing and connecting method of diamond heat sink | |
CN216384664U (en) | Cold head structure and infrared detector | |
Suga | Low temperature bonding for 3D integration—A review of the surface activated bonding (SAB) | |
CN107170663A (en) | A kind of method that chip is taken out from packaging body | |
CN108217579A (en) | Wafer level high vacuum leadless packaging method based on silica glass anode linkage | |
Malik et al. | Al-Al thermocompression bonding for wafer-level MEMS packaging | |
Ye et al. | Reliability of Au-Si eutectic bonding | |
JPH06125029A (en) | Lead frame for semiconductor device, resin sealed type semiconductor device, and manufacture of resin sealed type semiconductor device | |
CN110850609A (en) | Low-stress acousto-optic device and preparation method thereof | |
US12040311B1 (en) | Substrate debonding from bonded part | |
CN106298557B (en) | A kind of low-temperature bonding method based on Au/In isothermal solidification | |
CN119153341B (en) | Method for improving heat cycle reliability of directly bonded aluminum-copper ceramic substrate | |
CN106711054A (en) | Bonding method of silicon-based double-gate device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |