[go: up one dir, main page]

CN110890280B - A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode - Google Patents

A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode Download PDF

Info

Publication number
CN110890280B
CN110890280B CN201911181274.4A CN201911181274A CN110890280B CN 110890280 B CN110890280 B CN 110890280B CN 201911181274 A CN201911181274 A CN 201911181274A CN 110890280 B CN110890280 B CN 110890280B
Authority
CN
China
Prior art keywords
pdo
oxide
double
sputtering
schottky diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911181274.4A
Other languages
Chinese (zh)
Other versions
CN110890280A (en
Inventor
辛倩
颜世琪
宋爱民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Research Institute Of Shandong University
Shandong University
Original Assignee
Shenzhen Research Institute Of Shandong University
Shandong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Research Institute Of Shandong University, Shandong University filed Critical Shenzhen Research Institute Of Shandong University
Priority to CN201911181274.4A priority Critical patent/CN110890280B/en
Publication of CN110890280A publication Critical patent/CN110890280A/en
Application granted granted Critical
Publication of CN110890280B publication Critical patent/CN110890280B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00Subject matter not provided for in other groups of this subclass
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5806Thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H01L21/44Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H01L21/441Deposition of conductive or insulating materials for electrodes
    • H01L21/443Deposition of conductive or insulating materials for electrodes from a gas or vapour, e.g. condensation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H01L21/46Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/477Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/64Electrodes comprising a Schottky barrier to a semiconductor

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Physics & Mathematics (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Thermal Sciences (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)

Abstract

The invention relates to a method for preparing an oxide semiconductor Schottky diode by utilizing a palladium/palladium oxide double-layer Schottky electrode, which sequentially comprises a substrate, an active layer and Pd/PdO from bottom to top X Double-layer structure Pd/PdO X The double-layer structure sequentially comprises Pd oxide PdO from bottom to top x Metal Pd, comprising the following steps: (1) growing an ohmic electrode on a substrate; (2) growing an active layer; (3) Pd/PdO formation on active layer using magnetron sputtering X A double layer structure; (4) annealing under low temperature conditions. The invention can prepare the semiconductor film material which is similar to the target material in composition, compact and good in uniformity, can control the oxidation degree of the Schottky electrode and regulate and control the interface oxygen concentration by controlling the gas atmosphere of the sputtering chamber, can be compatible with various flexible plastic substrates, can be deposited in a large area at low cost, and is beneficial to the industrial conversion and popularization of the oxide semiconductor Schottky diode.

Description

一种利用钯/钯氧化物双层肖特基电极制备氧化物半导体肖 特基二极管的方法A method of preparing oxide semiconductor Schottky electrodes using palladium/palladium oxide double-layer Schottky electrodes Terki diode method

技术领域Technical field

本发明涉及一种利用钯/钯氧化物双层肖特基电极制备氧化物半导体肖特基二极管的方法,属于半导体材料与器件技术领域。The invention relates to a method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode, and belongs to the technical field of semiconductor materials and devices.

背景技术Background technique

21世纪人类已经进入到信息化高速发展的时代,平板显示作为信息交换的重要途径之一也迈入了发展的快车道,薄膜晶体管(TFT)作为开关和驱动的核心部件,也被提出了更高标准的要求,例如,更高的迁移率,可低温甚至室温加工以便可兼容塑料、纸张等柔性衬底,可见光透明等。传统的硅基器件因为制备工艺复杂、工艺温度高难以实现柔性、成本高、不透明等原因已经无法很好的满足当今柔性、透明电子等的需求。In the 21st century, mankind has entered an era of rapid development of information technology. As one of the important ways of information exchange, flat panel display has also entered the fast lane of development. Thin film transistor (TFT), as the core component of switches and drives, has also been proposed. High-standard requirements, such as higher mobility, low-temperature or even room-temperature processing to be compatible with flexible substrates such as plastics and paper, visible light transparency, etc. Traditional silicon-based devices are no longer able to meet today's needs for flexible and transparent electronics due to complex preparation processes, high process temperatures, difficulty in achieving flexibility, high cost, and opacity.

近年来,以铟镓锌氧化物In-Ga-Zn-O(IGZO)为代表的透明氧化物半导体得到了国内外研究人员的青睐,它们具有高迁移率(~10-100cm2/Vs)、宽禁带因而对可见光透明,可室温在柔性衬底上加工,可大面积均匀成膜等优势。和晶体管一样,二极管同样是半导体电路中的基本元器件,在射频ID标签、太阳能电池、放大电路及逻辑电路中高性能的肖特基二极管起着至关重要的作用。肖特基二极管(SBD)利用的是金属与半导体接触时形成的肖特基势垒,这个势垒决定了其电流的传输和电容特性。与其它结构的二极管相比,肖特基二极管主要有两大优势:第一,肖特基二极管开启电压与导通电阻小,更易降低器件功耗;第二,肖特基二极管是多数载流子传输,不存在少数载流子注入过程,因此其开关速度快,可用于(超)高频应用。In recent years, transparent oxide semiconductors represented by indium gallium zinc oxide In-Ga-Zn-O (IGZO) have been favored by researchers at home and abroad. They have high mobility (~10-100cm 2 /Vs), The wide bandgap makes it transparent to visible light, can be processed on flexible substrates at room temperature, and can be uniformly filmed over a large area. Like transistors, diodes are also basic components in semiconductor circuits. High-performance Schottky diodes play a vital role in radio frequency ID tags, solar cells, amplifier circuits and logic circuits. Schottky diodes (SBDs) utilize the Schottky barrier formed when metal contacts a semiconductor. This barrier determines its current transmission and capacitance characteristics. Compared with diodes of other structures, Schottky diodes have two main advantages: first, Schottky diodes have small turn-on voltage and on-resistance, making it easier to reduce device power consumption; second, Schottky diodes carry most current There is no minority carrier injection process due to carrier transmission, so its switching speed is fast and it can be used in (ultra) high-frequency applications.

目前,关于氧化物半导体肖特基二极管的研究还处在初级阶段,国内外相关的文献报道较少,日本的Honson组PLD方法制备Pt-IGZO肖特基二极管,然后经200℃高温退火得到了较优越的性能(理想因子1.04;势垒高度1.2eV;整流比108)[D.H.Lee,K.Nomura,T.Kamiya,and H.Hosono,IEEE Electron.Dev.Lett.,32,1695-1697(2011).]。PLD方法制备因其高昂的制备成本难以工业化生产应用,并且该制备方法需要经过200℃高温后退火,这远远超过了大部分柔性基底的耐受温度,极大的限制了IGZO SBD在柔性及可穿戴电子的产品上的应用前景。本专利申请人团队2015-2019年以来在柔性PET塑料衬底上,使用非退火室温工艺研制出了直流、高频性能优异的Pd-IGZO柔性肖特基二极管,其中直流性能可实现理想因子1.09,开关比2×107[Lulu Du,Jiawei Zhang,Yunpeng Li,Mingsheng Xu,Qingpu Wang and Aimin Song,IEEE Transactions on Electron Devices,4326-4333(2018).],高频性能可实现6.25GHz的截止频率[Zhang,J.,Li,Y.,Zhang,B.etal.Flexible indium–gallium–zinc–oxide Schottky diode operating beyond2.45GHz.Nat Commun 6,7561(2015)],打破了当时柔性塑料电子的最高频率记录。然而该工艺必须先行制备Pd肖特基电极,并对该Pd电极进行氧处理方可实现,而实际电路应用中,为避免前期其他工艺对肖特基界面的影响,通常希望将肖特基界面的制备作为后期工艺。At present, the research on oxide semiconductor Schottky diodes is still in its infancy, and there are few related literature reports at home and abroad. The Japanese Honson group prepared Pt-IGZO Schottky diodes by the PLD method, and then annealed them at high temperature at 200°C to obtain Superior performance (ideality factor 1.04; barrier height 1.2eV; rectification ratio 10 8 ) [DHLee, K.Nomura, T.Kamiya, and H.Hosono, IEEE Electron.Dev.Lett., 32, 1695-1697( 2011).]. The PLD method is difficult to apply in industrial production due to its high preparation cost, and the preparation method requires post-annealing at a high temperature of 200°C, which far exceeds the temperature tolerance of most flexible substrates and greatly limits the application of IGZO SBD in flexible and Application prospects of wearable electronic products. The patent applicant team has developed Pd-IGZO flexible Schottky diodes with excellent DC and high-frequency performance on flexible PET plastic substrates using a non-annealing room temperature process from 2015 to 2019. The DC performance can achieve an ideal factor of 1.09 , switch ratio 2×10 7 [Lulu Du, Jiawei Zhang, Yunpeng Li, Mingsheng Xu, Qingpu Wang and Aimin Song, IEEE Transactions on Electron Devices, 4326-4333 (2018).], high frequency performance can achieve a cutoff of 6.25GHz Frequency [Zhang, J., Li, Y., Zhang, B. et al. Flexible indium–gallium–zinc–oxide Schottky diode operating beyond 2.45GHz. Nat Commun 6, 7561 (2015)], breaking the boundaries of flexible plastic electronics at that time Highest frequency recorded. However, this process must first prepare the Pd Schottky electrode and perform oxygen treatment on the Pd electrode. In actual circuit applications, in order to avoid the impact of other early processes on the Schottky interface, it is usually hoped that the Schottky interface Preparation as a later process.

目前,IGZO肖特基二极管还面临着很多问题:一是,IGZO做半导体有源层很难得到稳定、高质量的肖特基结,这主要是因为氧化物半导体存在较多的氧空位等缺陷,其肖特基界面对工艺十分敏感。二是,制备IGZO肖特基二极管的工艺常需较高温度的退火,一定程度上限制了其工艺集成及其在柔性电子等领域的发展。三是,制备工艺因需对肖特基界面进行富氧处理,难以将肖特基电极作为最后一步工艺,而该肖特基电极又对后期工艺(如氛围、退火等)非常敏感,因而很大程度上限制了其在电路集成中的应用。At present, IGZO Schottky diodes still face many problems: First, it is difficult to obtain a stable and high-quality Schottky junction with IGZO as the semiconductor active layer. This is mainly because the oxide semiconductor has many defects such as oxygen vacancies. , its Schottky interface is very sensitive to the process. Second, the process for preparing IGZO Schottky diodes often requires higher temperature annealing, which limits its process integration and its development in fields such as flexible electronics to a certain extent. Third, the preparation process requires oxygen-rich treatment of the Schottky interface, making it difficult to use the Schottky electrode as the last step of the process. The Schottky electrode is very sensitive to later processes (such as atmosphere, annealing, etc.), so it is difficult to This limits its application in circuit integration to a great extent.

发明内容Contents of the invention

针对现有技术的不足,本发明提供了一种利用双层氧化钯接触制备铟镓锌氧化物肖特基二极管的方法,该工艺可实现将肖特基电极的制备作为制备流程中的收尾工序。In view of the shortcomings of the existing technology, the present invention provides a method for preparing an indium gallium zinc oxide Schottky diode using double-layer palladium oxide contact. This process can realize the preparation of the Schottky electrode as the finishing step in the preparation process. .

溅射Pd/PdOx双层结构是一种简单、低成本、易大面积制备、重复性好的方法,本发明通过改变接触面的氧化程度及分层溅射,成功地在低温退火条件下制备出了稳定,高性能的肖特基二极管,为其在柔性集成电路等的应用打下了基础。Sputtering a Pd/ PdO A stable and high-performance Schottky diode was prepared, laying the foundation for its application in flexible integrated circuits.

术语解释:Terminology explanation:

Pd/PdOX双层结构,即钯/钯氧化物双层结构,采用溅射的方法,在与IGZO接触的接触面沉积过程中的气体氛围是氩氧混合气体,有利于形成Pd的氧化物,一方面增强界面处IGZO的含氧量,另一方面提高Pd的功函数;在非接触面沉积的气体氛围是纯氩气体,有利于形成Pd金属。Pd/ PdO , on the one hand, it enhances the oxygen content of IGZO at the interface, and on the other hand, it increases the work function of Pd; the gas atmosphere deposited on the non-contact surface is pure argon gas, which is conducive to the formation of Pd metal.

本发明的技术方案为:The technical solution of the present invention is:

一种利用溅射Pd/PdOX双层结构接触制备氧化物半导体肖特基二极管的方法,所述氧化物半导体肖特基二极管由下自上依次包括衬底、欧姆电极、有源层、Pd/PdOX双层结构,X的取值范围为0<X<1,Pd/PdOX双层结构由下自上依次包括氧化物PdOX、金属Pd,包括步骤如下:A method for preparing an oxide semiconductor Schottky diode by contacting a sputtered Pd/ PdO /PdO X double-layer structure, the value range of X is 0<X<1, the Pd/ PdO

(1)在所述衬底上依次生长所述欧姆电极、沉积所述有源层;(1) Sequentially grow the ohmic electrode and deposit the active layer on the substrate;

(2)使用磁控溅射法在所述有源层上生成所述Pd/PdOX双层结构,包括步骤如下:(2) Use magnetron sputtering to generate the Pd/PdO x double-layer structure on the active layer, including the following steps:

A、将样品、Pd靶材放入溅射腔室,抽真空;A. Put the sample and Pd target into the sputtering chamber and evacuate;

B、设置溅射功率为30-100W,通入O2含量为2.5%-35%的氩氧混合气,该比例是通入氩氧混合气中O2所占的体积比,保持溅射腔室工作气压为3.45-4.00mTorr,在所述有源层上生成5-20nm的所述氧化物PdOXB. Set the sputtering power to 30-100W, and pass in an argon-oxygen gas mixture with an O2 content of 2.5%-35%. This ratio is the volume ratio of O2 in the argon-oxygen gas mixture, and maintain the sputtering chamber. The working pressure of the chamber is 3.45-4.00mTorr, and the oxide PdO x is generated on the active layer with a thickness of 5-20nm;

C、设置溅射功率为30-100W,通入纯Ar,保持溅射腔室工作气压为3.55-4.10mTorr,在所述氧化物PdOX上生成20-100nm的所述金属Pd;C. Set the sputtering power to 30-100W, pass in pure Ar, keep the working pressure of the sputtering chamber at 3.55-4.10mTorr, and generate the metal Pd of 20-100nm on the oxide PdO X ;

(3)在50-200℃条件下退火30-90min,即得。(3) Anneal at 50-200°C for 30-90 minutes to obtain.

本发明采用磁控溅射法的制备工艺,可以制备与靶材组分相近、致密、均一性良好的半导体薄膜材料,通过控制溅射腔室气体氛围,可控制肖特基电极的氧化程度,调控界面氧浓度,该工艺可兼容多种柔性塑料衬底(如PET、PEN、PI等),可以大面积、低成本沉积,有利于氧化物半导体肖特基二极管的产业转化与推广。The present invention adopts the preparation process of magnetron sputtering method, which can prepare semiconductor thin film materials with similar composition to the target material, denseness and good uniformity. By controlling the gas atmosphere of the sputtering chamber, the oxidation degree of the Schottky electrode can be controlled. By controlling the interfacial oxygen concentration, this process is compatible with a variety of flexible plastic substrates (such as PET, PEN, PI, etc.), can be deposited on a large area and at low cost, and is conducive to the industrial transformation and promotion of oxide semiconductor Schottky diodes.

与氧化物半导体肖特基二极管接触层沉积氧化钯一是填充了界面的氧空位缺陷,减少了界面处的载流子浓度,减少了界面带隙态密度以及由此导致的费米能级钉扎效应,有利于形成高质量的肖特基接触;二是氧化钯的功函数大于金属钯,能够形成更大的肖特基势垒。而在非接触的上层,溅射金属钯,既有利于减小测试时探针与金属的接触电阻又便于扎探针测试。本发明使用磁控溅射法在生长过程分层通氧的方式生长了Pd/PdOX双层结构做肖特基电极,成功地在低温退火条件下制备出了稳定、高性能的肖特基二极管。Depositing palladium oxide on the contact layer of the oxide semiconductor Schottky diode first fills the oxygen vacancy defects at the interface, reducing the carrier concentration at the interface, reducing the interface band gap state density and the resulting Fermi level spike. The pinning effect is conducive to the formation of high-quality Schottky contacts; second, the work function of palladium oxide is greater than that of metal palladium, which can form a larger Schottky barrier. On the non-contact upper layer, metal palladium is sputtered, which not only helps reduce the contact resistance between the probe and the metal during testing, but also facilitates probe testing. The present invention uses the magnetron sputtering method to grow a Pd/ PdO diode.

根据本发明优选的,所述氧化物半导体肖特基二极管为铟镓锌氧化物肖特基二极管,所述步骤B中,设置溅射功率为40W,通入O2含量为25%的氩氧混合气,调节溅射腔室工作气压为3.46mTorr,溅射90s,在所述有源层上生成厚度为5nm所述氧化物PdOXAccording to the preferred embodiment of the present invention, the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode. In step B, the sputtering power is set to 40W, and argon oxygen with an O 2 content of 25% is introduced. Mix the gas, adjust the working pressure of the sputtering chamber to 3.46mTorr, sputter for 90 seconds, and generate the oxide PdO X with a thickness of 5 nm on the active layer.

上述最优值制备的氧化钯与IGZO层接触形成了既有高势垒又有接近于1(1.03)的良好的肖特基接触,工作原理:与IGZO接触层沉积氧化钯一是填充了界面的氧空位缺陷,可显著降低界面态密度,因而削弱由界面态导致的费米能级钉扎效应,二是氧化钯的功函数大于金属钯,能够形成更大的肖特基势垒。The palladium oxide prepared with the above optimal value contacts the IGZO layer to form a high barrier and a good Schottky contact close to 1 (1.03). Working principle: Palladium oxide is deposited on the IGZO contact layer to fill the interface. The oxygen vacancy defect can significantly reduce the interface state density, thus weakening the Fermi level pinning effect caused by the interface state. Second, the work function of palladium oxide is greater than that of metal palladium, which can form a larger Schottky barrier.

根据本发明优选的,所述氧化物半导体肖特基二极管为铟镓锌氧化物肖特基二极管,所述步骤C中,设置溅射功率为40W,通入纯Ar,调节溅射腔室工作气压为3.75mTorr,溅射10min,在所述氧化物PdOX上生成厚度为45nm成所述金属Pd。According to the preferred embodiment of the present invention, the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode. In step C, the sputtering power is set to 40W, pure Ar is introduced, and the operation of the sputtering chamber is adjusted. The gas pressure was 3.75 mTorr, and the metal Pd was formed on the oxide PdO X with a thickness of 45 nm after sputtering for 10 minutes.

在氧化物PdOX上继续沉积金属Pd,既有利于减小测试时探针与金属的接触电阻又便于扎探针测试。Continuing to deposit metal Pd on the oxide PdO

根据本发明优选的,所述氧化物半导体肖特基二极管为铟镓锌氧化物肖特基二极管,所述步骤(3)中,空气环境下使用Hotplate在100℃条件下退火60min。According to the preferred embodiment of the present invention, the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode. In the step (3), a Hotplate is used to anneal at 100°C for 60 minutes in an air environment.

100℃空气退火后减少了IGZO层氧空位浓度,从而减少了IGZO层与PdOX层接触面的载流子浓度,便于形成良好的肖特基接触,同时100℃低温退火是在柔性基底的耐受范围之内,将来在柔性可穿戴电子领域的应用有着广阔的前景。After air annealing at 100°C, the oxygen vacancy concentration of the IGZO layer is reduced, thereby reducing the carrier concentration at the contact surface between the IGZO layer and the PdO Within the scope, its future application in the field of flexible wearable electronics has broad prospects.

根据本发明优选的,所述步骤(1)中,使用电子束蒸发镀膜法在所述衬底上生长Ti薄膜作为所述欧姆电极,包括步骤如下:According to the preferred embodiment of the present invention, in the step (1), an electron beam evaporation coating method is used to grow a Ti film on the substrate as the ohmic electrode, including the following steps:

D、将衬底、Ti金属源放入电子束蒸发腔室,抽真空;D. Place the substrate and Ti metal source into the electron beam evaporation chamber and evacuate;

E、在所述衬底上蒸发厚度为30-100nm的Ti薄膜。E. Evaporate a Ti film with a thickness of 30-100 nm on the substrate.

进一步优选的,所述步骤E中,在所述衬底上蒸发厚度为50nm的Ti薄膜。Further preferably, in step E, a Ti film with a thickness of 50 nm is evaporated on the substrate.

与衬底粘附性好,并且粗糙度为原子级别,利于形成欧姆接触。It has good adhesion to the substrate and its roughness is at the atomic level, which is conducive to the formation of ohmic contact.

根据本发明优选的,所述氧化物半导体肖特基二极管为铟镓锌氧化物肖特基二极管,所述步骤(1)中,使用磁控溅射法在所述欧姆电极上生长IGZO薄膜作为所述有源层,包括步骤如下:According to the preferred embodiment of the present invention, the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode. In the step (1), a magnetron sputtering method is used to grow an IGZO film on the ohmic electrode as The active layer includes the following steps:

F、将所述Ti电极样品、IGZO陶瓷靶放入溅射腔室,抽真空;F. Put the Ti electrode sample and IGZO ceramic target into the sputtering chamber and evacuate;

G、设置溅射功率为50-100W,通入O2含量为0%-5%的氩氧混合气,调节溅射腔室工作气压为3.30-4.00mTorr,溅射35分43秒-107分,即得厚度约为50~200nm的IGZO薄膜。G. Set the sputtering power to 50-100W, pass in an argon - oxygen mixture with an O2 content of 0%-5%, adjust the working pressure of the sputtering chamber to 3.30-4.00mTorr, and sputter for 35 minutes, 43 seconds to 107 minutes. , that is, an IGZO film with a thickness of approximately 50 to 200 nm is obtained.

合适的生长条件有效获得了表面平整均匀的IGZO薄膜,易于制备良好的肖特基接触。Suitable growth conditions effectively obtain an IGZO film with a smooth and uniform surface, making it easy to prepare good Schottky contacts.

进一步优选的,所述步骤G中,设置溅射功率为70W,通入O2含量为2.5%氩氧混合气,调节溅射腔室工作气压为3.58mTorr,溅射71分25秒,即得厚度为100nm的IGZO薄膜。Further preferably, in the step G, the sputtering power is set to 70W, the O 2 content is 2.5% argon-oxygen mixture, the working pressure of the sputtering chamber is adjusted to 3.58mTorr, and the sputtering is performed for 71 minutes and 25 seconds, that is, IGZO film with a thickness of 100nm.

在O2含量为2.5%氩氧混合气条件下沉积IGZO,可以有效降低IGZO层中的氧空位缺陷,减少氧空位缺陷产生的载流子,更易在界面处形成良好的肖特基接触。Depositing IGZO under the condition of an argon-oxygen mixture with an O2 content of 2.5% can effectively reduce the oxygen vacancy defects in the IGZO layer, reduce the carriers generated by the oxygen vacancy defects, and make it easier to form a good Schottky contact at the interface.

根据本发明优选的,所述氧化物半导体肖特基二极管为铟镓锌氧化物肖特基二极管,所述衬底为100-300nm的已抛光的SiO2/P+-Si,衬底表面已抛光,表面近原子级别粗糙,有利于良好肖特基结的形成。所述欧姆电极为30-100nm的Ti薄膜,所述有源层为50-200nm的IGZO薄膜,所述氧化物PdOX为5-20nm的PdOx,X的取值范围为0-1,所述金属Pd为20-100nm的Pd。According to the preferred embodiment of the present invention, the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode, the substrate is 100-300nm polished SiO 2 /P + -Si, and the surface of the substrate has been Polishing makes the surface nearly atomically rough, which is beneficial to the formation of a good Schottky junction. The ohmic electrode is a Ti film of 30-100nm, the active layer is an IGZO film of 50-200nm, the oxide PdO The metal Pd is 20-100nm Pd.

进一步优选的,所述衬底为100nm的已抛光的SiO2/P+-Si,所述欧姆电极为50nm的Ti薄膜,所述有源层为100nm的IGZO薄膜,所述氧化物PdOX为5nm的PdOX,所述金属Pd为45nm的Pd。Further preferably, the substrate is 100nm polished SiO 2 /P + -Si, the ohmic electrode is a 50nm Ti film, the active layer is a 100nm IGZO film, and the oxide PdO 5nm PdO X , and the metal Pd is 45nm Pd.

选取100nm厚的IGZO层满足了肖特基二极管的本征耗尽区宽度可以形成较好的肖特基结而5nm PdOx及45nm Pd既可以在界面形成足够的氧化层更易建立肖特基势垒,又可以提供足够探针测试的厚度,不至于损坏器件。Choosing a 100nm thick IGZO layer satisfies the intrinsic depletion region width of the Schottky diode and can form a better Schottky junction. The 5nm PdOx and 45nm Pd can both form a sufficient oxide layer at the interface and make it easier to establish a Schottky barrier. , and can provide enough thickness for probe testing without damaging the device.

根据本发明优选的,所述步骤(1)之前清洗衬底,是指:依次使用迪康清洗剂(Decon)以90W功率超声清洗5min、使用去离子水以90W功率超声清洗10min、使用丙酮以90W功率超声清洗5min、使用乙醇90W以功率超声清洗5min,氮气吹干之后备用。According to the preferred embodiment of the present invention, cleaning the substrate before step (1) means: ultrasonic cleaning with Decon at a power of 90W for 5 minutes, ultrasonic cleaning with deionized water at a power of 90W for 10 minutes, and acetone with Ultrasonic cleaning at 90W power for 5 minutes, ultrasonic cleaning at 90W power with ethanol for 5 minutes, blow dry with nitrogen and set aside.

本发明的有益效果为:The beneficial effects of the present invention are:

1、本发明方法通过探索和优化磁控溅溅射Pd/PdOX双层结构与IGZO在低温(100℃)空气退火制备了稳定的高性能肖特基二极管。此方法简单、高效、易重复,适用工业大面积生产。1. The method of the present invention prepares stable and high-performance Schottky diodes by exploring and optimizing the magnetron sputtering Pd/PdO X double-layer structure and IGZO air annealing at low temperature (100°C). This method is simple, efficient, easy to repeat, and suitable for industrial large-area production.

2、本发明方法制备的肖特基二极管具有优异的电学性能:接近于1的理想因子(1.03)、高开关电流比(3×107)、较小的串联电阻(250mΩ·cm2)、高势垒(0.85eV)及较高的反向击穿电压(11-14V)。这些优秀的电学性能是可以通过磁控溅射大规模沉积,并在低温(100℃)退火条件下获得,使得本方法制备的肖特基二极管在未来大规模柔性集成电路中具有广阔的应用前景。2. The Schottky diode prepared by the method of the present invention has excellent electrical properties: ideality factor close to 1 (1.03), high switching current ratio (3×10 7 ), small series resistance (250mΩ·cm 2 ), High potential barrier (0.85eV) and high reverse breakdown voltage (11-14V). These excellent electrical properties can be deposited on a large scale by magnetron sputtering and obtained under low temperature (100°C) annealing conditions, making the Schottky diodes prepared by this method have broad application prospects in large-scale flexible integrated circuits in the future. .

附图说明Description of drawings

图1为IGZO薄膜的AFM图;Figure 1 is the AFM image of IGZO film;

图2为IGZO SBD结构示意图;Figure 2 is a schematic structural diagram of IGZO SBD;

图3为IGZO SBD的J-V曲线示意图;Figure 3 is a schematic diagram of the J-V curve of IGZO SBD;

图4为IGZO SBD的A2/C2-V曲线示意图;Figure 4 is a schematic diagram of the A 2 /C 2 -V curve of IGZO SBD;

图5为IGZO SBD的击穿曲线示意图。Figure 5 is a schematic diagram of the breakdown curve of IGZO SBD.

具体实施方式Detailed ways

下面结合说明书附图和实施例对本发明作进一步限定,但不限于此。The present invention will be further limited below with reference to the accompanying drawings and examples of the description, but is not limited thereto.

实施例1Example 1

一种利用双层溅射Pd/PdOX双层结构制备铟镓锌氧化物肖特基二极管的方法,铟镓锌氧化物肖特基二极管由下自上依次包括衬底、欧姆电极、有源层、Pd/PdOX双层结构,X的取值范围为0-1,Pd/PdOX双层结构由下自上依次包括氧化物PdOX、金属Pd,如图2所示,包括步骤如下:A method for preparing an indium gallium zinc oxide Schottky diode using a double-layer sputtering Pd/ PdO layer, Pd/ PdO X double-layer structure, the value range of X is 0-1, the Pd/PdO :

(1)在衬底上依次生长欧姆电极、沉积有源层;(1) Sequentially grow ohmic electrodes and deposit active layers on the substrate;

(2)使用磁控溅射法在所述有源层上生成Pd/PdOX双层结构,包括步骤如下:(2) Use magnetron sputtering to generate a Pd/PdO x double-layer structure on the active layer, including the following steps:

A、将样品、Pd靶材放入溅射腔室,抽真空;A. Put the sample and Pd target into the sputtering chamber and evacuate;

B、设置溅射功率为30-100W,通入O2含量为2.5%-35%的氩氧混合气,该比例是通入氩氧混合气中O2所占的体积比,保持溅射腔室工作气压为3.45-4.00mTorr,在有源层上生成5-20nm的氧化物PdOXB. Set the sputtering power to 30-100W, and pass in an argon-oxygen gas mixture with an O2 content of 2.5%-35%. This ratio is the volume ratio of O2 in the argon-oxygen gas mixture, and maintain the sputtering chamber. The working pressure of the chamber is 3.45-4.00mTorr, and 5-20nm oxide PdO X is generated on the active layer;

C、设置溅射功率为30-100W,通入纯Ar,保持溅射腔室工作气压为3.55-4.10mTorr,在氧化物PdOX上生成20-100nm的金属Pd;C. Set the sputtering power to 30-100W, pass in pure Ar, keep the working pressure of the sputtering chamber at 3.55-4.10mTorr, and generate 20-100nm metal Pd on the oxide PdO X ;

(3)在50-200℃条件下退火30-90min,即得。(3) Anneal at 50-200°C for 30-90 minutes to obtain.

本发明采用磁控溅射法的制备工艺,可以制备与靶材组分相近、致密、均一性良好的半导体薄膜材料,通过控制溅射腔室气体氛围,可控制肖特基电极的氧化程度,调控界面氧浓度,该工艺可兼容多种柔性塑料衬底(如PET、PEN、PI等),可以大面积、低成本沉积,有利于氧化物半导体肖特基二极管的产业转化与推广。The present invention adopts the preparation process of magnetron sputtering method, which can prepare semiconductor thin film materials with similar composition to the target material, denseness and good uniformity. By controlling the gas atmosphere of the sputtering chamber, the oxidation degree of the Schottky electrode can be controlled. By controlling the interfacial oxygen concentration, this process is compatible with a variety of flexible plastic substrates (such as PET, PEN, PI, etc.), can be deposited on a large area and at low cost, and is conducive to the industrial transformation and promotion of oxide semiconductor Schottky diodes.

与氧化物半导体肖特基二极管接触层沉积氧化钯一是填充了界面的氧空位缺陷,减少了界面处的载流子浓度,减少了界面带隙态密度以及由此导致的费米能级钉扎效应,有利于形成高质量的肖特基接触;二是氧化钯的功函数大于金属钯,能够形成更大的肖特基势垒。而在非接触的上层,溅射金属钯,既有利于减小测试时探针与金属的接触电阻又便于扎探针测试。本发明使用磁控溅射法在生长过程分层通氧的方式生长了Pd/PdOX双层结构做肖特基电极,成功地在低温退火条件下制备出了稳定、高性能的肖特基二极管。Depositing palladium oxide on the contact layer of the oxide semiconductor Schottky diode first fills the oxygen vacancy defects at the interface, reducing the carrier concentration at the interface, reducing the interface band gap state density and the resulting Fermi level spike. The pinning effect is conducive to the formation of high-quality Schottky contacts; second, the work function of palladium oxide is greater than that of metal palladium, which can form a larger Schottky barrier. On the non-contact upper layer, metal palladium is sputtered, which not only helps reduce the contact resistance between the probe and the metal during testing, but also facilitates probe testing. The present invention uses the magnetron sputtering method to grow a Pd/ PdO diode.

实施例2Example 2

根据实施例1所述的一种利用双层氧化钯接触制备铟镓锌氧化物肖特基二极管的方法,其区别在于:According to a method for preparing an indium gallium zinc oxide Schottky diode using double-layer palladium oxide contact as described in Example 1, the difference is that:

步骤(1)中,使用电子束蒸发镀膜法在衬底上生长Ti薄膜作为欧姆电极,包括步骤如下:In step (1), an electron beam evaporation coating method is used to grow a Ti film on the substrate as an ohmic electrode, including the following steps:

D、将衬底、Ti金属源放入电子束蒸发腔室,抽真空;D. Place the substrate and Ti metal source into the electron beam evaporation chamber and evacuate;

E、在衬底上蒸发厚度为30-100nm的Ti薄膜。E. Evaporate a Ti film with a thickness of 30-100nm on the substrate.

步骤(1)中,使用磁控溅射法在所述欧姆电极上生长IGZO薄膜作为所述有源层,包括步骤如下:In step (1), a magnetron sputtering method is used to grow an IGZO film as the active layer on the ohmic electrode, including the following steps:

F、将Ti电极样品、IGZO陶瓷靶放入溅射腔室,抽真空;F. Place the Ti electrode sample and IGZO ceramic target into the sputtering chamber and evacuate;

G、设置溅射功率为50-100W,通入O2含量为0%-5%的氩氧混合气,调节溅射腔室工作气压为3.30-4.00mTorr,溅射35分43秒-107分,即得厚度约为50~200nm的IGZO薄膜。G. Set the sputtering power to 50-100W, pass in an argon - oxygen mixture with an O2 content of 0%-5%, adjust the working pressure of the sputtering chamber to 3.30-4.00mTorr, and sputter for 35 minutes, 43 seconds to 107 minutes. , that is, an IGZO film with a thickness of approximately 50 to 200 nm is obtained.

衬底为100-300nm的已抛光的SiO2/P+-Si,衬底表面已抛光,表面近原子级别粗糙,有利于良好肖特基结的形成。所述欧姆电极为30-100nm的Ti薄膜,所述有源层为50-200nm的IGZO薄膜,所述氧化物PdOX为5-20nm的PdOx,X的取值范围为0-1,所述金属Pd为20-100nm的Pd。The substrate is polished SiO 2 /P + -Si with a thickness of 100-300 nm. The surface of the substrate has been polished and the surface is nearly atomically rough, which is conducive to the formation of a good Schottky junction. The ohmic electrode is a Ti film of 30-100nm, the active layer is an IGZO film of 50-200nm, the oxide PdO The metal Pd is 20-100nm Pd.

实施例3Example 3

根据实施例2所述的一种利用溅射Pd/PdOX双层结构制备铟镓锌氧化物肖特基二极管的方法,其区别在于:According to a method of preparing an indium gallium zinc oxide Schottky diode by sputtering a Pd/ PdO

步骤E中,在衬底上蒸发厚度为50nm的Ti薄膜。与衬底粘附性好,并且粗糙度为原子级别,利于形成欧姆接触。In step E, a Ti film with a thickness of 50 nm is evaporated on the substrate. It has good adhesion to the substrate and its roughness is at the atomic level, which is conducive to the formation of ohmic contact.

步骤G中,设置溅射功率为70W,通入O2含量为2.5%氩氧混合气,调节溅射腔室工作气压为3.58mTorr,溅射71分25秒,即得厚度为100nm的IGZO薄膜。In step G, set the sputtering power to 70W, pass in the argon-oxygen mixture with an O2 content of 2.5%, adjust the working pressure of the sputtering chamber to 3.58mTorr, and sputter for 71 minutes and 25 seconds to obtain an IGZO film with a thickness of 100nm. .

在O2含量为2.5%氩氧混合气条件下沉积IGZO,可以有效降低IGZO层中的氧空位缺陷,减少氧空位缺陷产生的载流子,更易在界面处形成良好的肖特基接触。Depositing IGZO under the condition of an argon-oxygen mixture with an O2 content of 2.5% can effectively reduce the oxygen vacancy defects in the IGZO layer, reduce the carriers generated by the oxygen vacancy defects, and make it easier to form a good Schottky contact at the interface.

步骤B中,步骤B中,设置溅射功率为40W,通入O2含量为25%的氩氧混合气,调节溅射腔室工作气压为3.46mTorr,溅射90s,在有源层上生成厚度为5nm的氧化物PdOXIn step B, set the sputtering power to 40W, pass in an argon-oxygen mixture with an O2 content of 25%, adjust the working pressure of the sputtering chamber to 3.46mTorr, sputter for 90s, and generate on the active layer Oxide PdO X with a thickness of 5 nm.

上述最优值制备的氧化钯与IGZO层接触形成了既有高势垒又有接近于1(1.03)的良好的肖特基接触,工作原理:与IGZO接触层沉积氧化钯一是填充了界面的氧空位缺陷,减少了界面处的载流子浓度,减少了肖特基界面态密度以及由此导致的费米钉扎效应,更利于形成高质量的肖特基接触,二是氧化钯的功函数大于金属钯,能够形成更大的肖特基势垒。The palladium oxide prepared with the above optimal value contacts the IGZO layer to form a high barrier and a good Schottky contact close to 1 (1.03). Working principle: Deposit palladium oxide with the IGZO contact layer to fill the interface. The oxygen vacancy defect reduces the carrier concentration at the interface, reduces the Schottky interface state density and the resulting Fermi pinning effect, which is more conducive to the formation of high-quality Schottky contacts. Secondly, the palladium oxide The work function is larger than that of metallic palladium and can form a larger Schottky barrier.

步骤C中,设置溅射功率为40W,通入纯Ar,调节溅射腔室工作气压为3.75mTorr,溅射10min,在氧化物PdOX上生成厚度为45nm成金属Pd。在Pd金属氧化物上继续沉积Pd金属既有利于减小测试时探针与金属的接触电阻又便于扎探针测试。In step C, set the sputtering power to 40W, pass in pure Ar, adjust the working pressure of the sputtering chamber to 3.75mTorr, sputter for 10 minutes, and generate metallic Pd with a thickness of 45nm on the oxide PdO X. Continuing to deposit Pd metal on the Pd metal oxide will not only reduce the contact resistance between the probe and the metal during testing, but also facilitate probe testing.

步骤(3)中,空气环境下使用Hotplate在100℃条件下退火60min。100℃空气退火后减少了IGZO层氧空位浓度,从而减少了IGZO层与PdOx层接触面的载流子浓度,便于形成良好的肖特基接触,同时100℃低温退火是在柔性基底的耐受范围之内,将来在柔性可穿戴电子领域的应用有着广阔的前景。In step (3), use Hotplate to anneal at 100°C for 60 minutes in an air environment. After air annealing at 100°C, the oxygen vacancy concentration of the IGZO layer is reduced, thereby reducing the carrier concentration at the contact surface between the IGZO layer and the PdO Within the scope, its future application in the field of flexible wearable electronics has broad prospects.

衬底为100nm的已抛光的SiO2/P+-Si,欧姆电极为50nm的Ti薄膜,有源层为100nm的IGZO薄膜,氧化物PdOX为5nm的PdOX,金属Pd为45nm的Pd。IGZO薄膜的AFM图如图1所示。由图1可知,溅射IGZO薄膜的有源层的表面粗糙度为1.07nm,更能体现本方法制备高性能的肖特基二极管的工艺普适性。The substrate is 100nm polished SiO 2 /P + -Si, the ohmic electrode is 50nm Ti film, the active layer is 100nm IGZO film, the oxide PdO The AFM image of the IGZO film is shown in Figure 1. As can be seen from Figure 1, the surface roughness of the active layer of the sputtered IGZO film is 1.07nm, which better reflects the process versatility of this method for preparing high-performance Schottky diodes.

选取100nm厚的IGZO层满足了肖特基二极管的本征耗尽区宽度可以形成较好的肖特基结而5nm PdOx及45nm Pd既可以在界面形成足够的氧化层更易建立肖特基势垒,又可以提供足够探针测试的厚度,不至于损坏器件。Choosing a 100nm thick IGZO layer satisfies the intrinsic depletion region width of the Schottky diode and can form a better Schottky junction. The 5nm PdOx and 45nm Pd can both form a sufficient oxide layer at the interface and make it easier to establish a Schottky barrier. , and can provide enough thickness for probe testing without damaging the device.

对磁控溅射双层PdOx与IGZO肖特基二极管的表面形貌以及其电学性能进行检测、分析和表征;用原子力显微镜(AFM)对IGZO有源层进行表面形貌和粗糙度测试,用AgilentB2900半导体分析仪及Agilent E4980A LCR Mater对IGZO肖特基二极管进行电学性能测试。Detect, analyze and characterize the surface morphology and electrical properties of the magnetron sputtered double-layer PdO The AgilentB2900 semiconductor analyzer and Agilent E4980A LCR Mater were used to test the electrical performance of the IGZO Schottky diode.

本实施例制备的铟镓锌氧化物肖特基二极管的J-V曲线如图3所示;横坐标为肖特基二极管肖特基电极上施加的电压,纵坐标为电流密度(电流除以肖特基结面积),由图3可知,本实施例制备的IGZO SBD表现出极好的整流特性,电流开关比在107,在1V正向电压下最大导通电流密度为2.5A·cm-2The JV curve of the indium gallium zinc oxide Schottky diode prepared in this embodiment is shown in Figure 3; the abscissa is the voltage applied on the Schottky electrode of the Schottky diode, and the ordinate is the current density (current divided by Schottky Base junction area), it can be seen from Figure 3 that the IGZO SBD prepared in this embodiment exhibits excellent rectification characteristics, with a current switching ratio of 10 7 and a maximum conduction current density of 2.5A·cm -2 at a forward voltage of 1V. .

本实施例制备的铟镓锌氧化物肖特基二极管的A2/C2-V曲线如图4所示;横坐标为肖特基二极管肖特基电极上施加的电压,纵坐标为肖特基面积的平方除以肖特基电容的平方。由图4可知,本实施例制备的IGZO SBD具有较大的A2/C2数值,这意味着器件具有较少的界面缺陷。The A 2 /C 2 -V curve of the indium gallium zinc oxide Schottky diode prepared in this embodiment is shown in Figure 4; the abscissa is the voltage applied on the Schottky electrode of the Schottky diode, and the ordinate is the Schottky Base area squared divided by Schottky capacitance squared. As can be seen from Figure 4, the IGZO SBD prepared in this embodiment has a larger A 2 /C 2 value, which means that the device has fewer interface defects.

本实施例制备的铟镓锌氧化物肖特基二极管的击穿曲线如图5所示;横坐标为肖特基二极管肖特基电极上施加的电压,纵坐标为电流。由图5可知,击穿电压为12V,反应了良好的肖特基结质量。The breakdown curve of the indium gallium zinc oxide Schottky diode prepared in this embodiment is shown in Figure 5; the abscissa is the voltage applied on the Schottky electrode of the Schottky diode, and the ordinate is the current. It can be seen from Figure 5 that the breakdown voltage is 12V, which reflects the good Schottky junction quality.

表1为本实施例制备的IGZO SBD的各项特性参数,IGZO SBD表现出优异的的电学性能,具有低的理想因子(1.03)、高的整流比(3.0×107)、低的串联电阻(250.3mΩ·cm2)、高的J-V曲线势垒高度0.85eV)、高的C-V曲线势垒高度(0.97eV)、低的背景掺杂浓度(7.12×1016cm-3)、和高的击穿电压(-12.15V)。Table 1 shows various characteristic parameters of the IGZO SBD prepared in this embodiment. IGZO SBD exhibits excellent electrical properties, with low ideality factor (1.03), high rectification ratio (3.0×10 7 ), and low series resistance. (250.3mΩ·cm 2 ), high JV curve barrier height 0.85eV), high CV curve barrier height (0.97eV), low background doping concentration (7.12×10 16 cm -3 ), and high Breakdown voltage (-12.15V).

表1Table 1

Claims (9)

1. Pd/PdO sputtering method X The method for preparing the oxide semiconductor Schottky diode by the double-layer structure contact is characterized in that the oxide semiconductor Schottky diode is an indium gallium zinc oxide Schottky diode, and the oxide semiconductor Schottky diode sequentially comprises a substrate, an ohmic electrode, an active layer and Pd/PdO from bottom to top X Double-layer structure, X is 0 in value range<X<1,Pd/PdO X The double-layer structure sequentially comprises oxide PdO from bottom to top X Metal Pd, comprising the following steps:
(1) Sequentially growing the ohmic electrode and depositing the active layer on the substrate;
(2) Generating the Pd/PdO on the active layer using magnetron sputtering X The double-layer structure comprises the following steps:
A. placing the substrate and Pd target material which are generated in the step (1) and deposit the active layer into a sputtering chamber, and vacuumizing;
B. setting the sputtering power to30-100W, let in O 2 Argon-oxygen mixture with the content of 2.5-35 percent is introduced into the argon-oxygen mixture to form O 2 The volume ratio of the oxide PdO is kept between 3.45 and 4.00mTorr, and 5 to 20nm of oxide PdO is generated on the active layer X
C. Setting sputtering power to be 30-100W, introducing pure Ar, keeping the working air pressure of a sputtering chamber to be 3.55-4.10mTorr, and forming the oxide PdO X Generating 20-100nm of the metal Pd;
(3) Annealing for 60min at 100deg.C by using Hotplate under air environment.
2. A method according to claim 1 using sputtered Pd/PdO X A method for preparing an oxide semiconductor Schottky diode by double-layer structure contact is characterized in that in the step B, sputtering power is set to be 40W, and O is introduced 2 Regulating the working pressure of a sputtering chamber to 3.46mTorr by using an argon-oxygen mixture gas with the content of 25 percent, sputtering for 90 seconds, and generating the oxide PdO with the thickness of 5nm on the active layer X
3. A method according to claim 1 using sputtered Pd/PdO X The method for preparing the oxide semiconductor Schottky diode by the double-layer structure contact is characterized in that in the step C, the sputtering power is set to be 40W, pure Ar is introduced, the working pressure of a sputtering chamber is regulated to be 3.75mTorr, the sputtering is carried out for 10min, and the oxide PdO is obtained X The metal Pd with the thickness of 45nm is generated.
4. A method according to claim 1 using sputtered Pd/PdO X The method for preparing the oxide semiconductor Schottky diode by the double-layer structure contact is characterized in that in the step (1), a Ti film is grown on the substrate by using an electron beam evaporation coating method as the ohmic electrode, and the method comprises the following steps:
D. placing a substrate and a Ti metal source into an electron beam evaporation chamber, and vacuumizing;
E. evaporating a Ti film with the thickness of 30-100nm on the substrate.
5. A method according to claim 4, wherein the Pd/PdO is sputtered X The method for preparing the oxide semiconductor Schottky diode by the double-layer structure contact is characterized in that in the step E, a Ti film with the thickness of 50nm is evaporated on the substrate.
6. A method according to claim 4, wherein the Pd/PdO is sputtered X The method for preparing the oxide semiconductor schottky diode by the double-layer structure contact is characterized in that in the step (1), an IGZO film is grown on the ohmic electrode by using a magnetron sputtering method as the active layer, and the method comprises the following steps:
F. placing the Ti film and the IGZO ceramic target into a sputtering chamber, and vacuumizing;
G. setting the sputtering power to 50-100W, introducing O 2 And regulating the working pressure of a sputtering chamber to 3.30-4.00mTorr by using an argon-oxygen mixed gas with the content of 0-5%, and sputtering for 35 minutes, 43 seconds and 107 minutes to obtain the IGZO film with the thickness of 50-200 nm.
7. A method according to claim 6 using sputtered Pd/PdO X A method for preparing an oxide semiconductor Schottky diode by double-layer structure contact is characterized in that in the step G, sputtering power is set to be 70W, and O is introduced 2 And regulating the working pressure of a sputtering chamber to 3.58mTorr by using an argon-oxygen mixed gas with the content of 2.5%, and sputtering for 71 minutes and 25 seconds to obtain the IGZO film with the thickness of 100 nm.
8. A method according to claim 1 using sputtered Pd/PdO X A method for preparing an oxide semiconductor Schottky diode by double-layer structure contact is characterized in that the substrate is polished SiO of 100-300nm 2 /P + Si, the ohmic electrode is a Ti film of 30-100nm, the active layer is an IGZO film of 50-200nm, the oxide PdO X PdO of 5-20nm x The metal Pd is 20-100nm Pd.
9. A method according to any one of claims 1-8 using sputtered Pd/PdO X A method for preparing an oxide semiconductor Schottky diode by double-layer structure contact is characterized in that the substrate is polished SiO of 100nm 2 /P + Si, the ohmic electrode is a 50nm Ti film, the active layer is a 100nm IGZO film, the oxide PdO X PdO at 5nm X The metal Pd is 45nm Pd.
CN201911181274.4A 2019-11-27 2019-11-27 A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode Active CN110890280B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911181274.4A CN110890280B (en) 2019-11-27 2019-11-27 A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911181274.4A CN110890280B (en) 2019-11-27 2019-11-27 A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode

Publications (2)

Publication Number Publication Date
CN110890280A CN110890280A (en) 2020-03-17
CN110890280B true CN110890280B (en) 2024-02-06

Family

ID=69749019

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911181274.4A Active CN110890280B (en) 2019-11-27 2019-11-27 A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode

Country Status (1)

Country Link
CN (1) CN110890280B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6977465B2 (en) * 2017-10-06 2021-12-08 株式会社デンソー Manufacturing method of semiconductor device
CN114284362A (en) * 2021-12-27 2022-04-05 广东省科学院半导体研究所 Thin film transistor, preparation method of thin film transistor and display device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101577310A (en) * 2009-06-04 2009-11-11 中国科学院微电子研究所 A resistance transition memory and its manufacturing method
CN108431963A (en) * 2015-12-25 2018-08-21 出光兴产株式会社 Semiconductor element and electrical equipment using the semiconductor element
CN108475702A (en) * 2015-12-25 2018-08-31 出光兴产株式会社 Laminated body
CN110299415A (en) * 2019-07-05 2019-10-01 山东大学 A kind of indium aluminium zinc oxide film transistor based on high dielectric constant gate dielectric layer and its full room temperature preparation method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101577310A (en) * 2009-06-04 2009-11-11 中国科学院微电子研究所 A resistance transition memory and its manufacturing method
CN108431963A (en) * 2015-12-25 2018-08-21 出光兴产株式会社 Semiconductor element and electrical equipment using the semiconductor element
CN108475702A (en) * 2015-12-25 2018-08-31 出光兴产株式会社 Laminated body
CN110299415A (en) * 2019-07-05 2019-10-01 山东大学 A kind of indium aluminium zinc oxide film transistor based on high dielectric constant gate dielectric layer and its full room temperature preparation method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
High-Performance Flexible Schottky Diodes Based on Sputtered InGaZnO;Lulu Du等;《IEEE Transactions on Electron Devices》;第65卷(第10期);第4326-4333页 *

Also Published As

Publication number Publication date
CN110890280A (en) 2020-03-17

Similar Documents

Publication Publication Date Title
Pattanasattayavong et al. p-channel thin-film transistors based on spray-coated Cu2O films
KR101212626B1 (en) Metal oxide thin film, preparation method thereof, and solution for the same
CN102244108A (en) Silicon carbide (SiC) metal oxide semiconductor (MOS) capacitor with composite dielectric layer and manufacturing method for SiC MOS capacitor with composite dielectric layer
CN101872787A (en) Metal oxide thin film transistor and preparation method thereof
CN110890280B (en) A method for preparing an oxide semiconductor Schottky diode using a palladium/palladium oxide double-layer Schottky electrode
CN102683423A (en) Metal oxide thin film transistor with top gate structure and manufacturing method thereof
WO2020119126A1 (en) Oxide semiconductor material, thin film transistor and preparation method therefor, and display panel
CN117672866A (en) Preparation method of oxide transistor applied to integrated circuit
CN101866860A (en) A kind of preparation method of ZnO thin film field effect transistor
CN113078112B (en) Preparation method of oxide-based depletion type load inverter
CN110112293A (en) A kind of high molecular polymer thin film transistor (TFT) and preparation method thereof
CN104078513B (en) A kind of amorphous oxide semiconductor film and its preparation method and application
CN109742152A (en) A kind of rare earth Er doped SnO2 thin film transistor and preparation method thereof
CN110310894B (en) Method for preparing indium-aluminum-zinc oxide thin film transistor in low-temperature environment
CN113066858A (en) High-performance BaSnO3Base transparent conductive film and thin film transistor and preparation technology thereof
CN102637742A (en) Oxide semiconductor thin-film transistor and preparation method thereof
CN110299415A (en) A kind of indium aluminium zinc oxide film transistor based on high dielectric constant gate dielectric layer and its full room temperature preparation method
CN107731930A (en) A kind of tin oxide base semiconductor thin-film transistor and preparation method thereof
CN105355663B (en) A kind of hydrogen passive oxidation zinc-base double channel layer film transistor and preparation method thereof
CN104900707A (en) Double-active layer structured zinc oxide-based thin film transistor and preparation method thereof
CN104576766A (en) Al2O3/LaAlO3/SiO2 Stacked Gate Dielectric Layer SiC MOS Capacitor and Manufacturing Method
CN109273352A (en) Method for preparing high performance multi-element amorphous metal oxide thin film transistor
CN110660865A (en) A reliable bipolar SnO thin film transistor and preparation method thereof
Yang et al. High performance IZO: P/IZO: Ni thin film transistor with double active layers
CN107452810B (en) Metal oxide thin film transistor and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant