CN110618961B - Method and device for realizing command verification of UBM (universal UBM management module) backplane - Google Patents
Method and device for realizing command verification of UBM (universal UBM management module) backplane Download PDFInfo
- Publication number
- CN110618961B CN110618961B CN201910776327.0A CN201910776327A CN110618961B CN 110618961 B CN110618961 B CN 110618961B CN 201910776327 A CN201910776327 A CN 201910776327A CN 110618961 B CN110618961 B CN 110618961B
- Authority
- CN
- China
- Prior art keywords
- verification code
- command
- ubm
- write command
- verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012795 verification Methods 0.000 title claims abstract description 76
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000009825 accumulation Methods 0.000 claims abstract description 15
- 230000001186 cumulative effect Effects 0.000 claims 1
- 230000000875 corresponding effect Effects 0.000 abstract description 3
- 230000005540 biological transmission Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
The invention discloses a method for realizing command verification of a UBM (universal UBM management module) backboard, which comprises the following steps of: performing accumulation summation operation on a write command sent by a main board to a UBM controller to obtain a first verification code; and carrying out XOR operation on the obtained first verification code and the write command to obtain a second verification code. The invention carries out one more exclusive or operation on the basis of traditional accumulation and checksum solving, carries out secondary verification on the Command field, ensures that the Command field can be correctly analyzed into corresponding action, reduces the probability of data collision and improves the effectiveness of the checksum verification function.
Description
Technical Field
The invention relates to the technical field of backboard management, in particular to a method and a device for realizing UBM backboard command verification.
Background
Ubm (universal Backplane management) provides a general Backplane management framework by which Host can determine Backplane functions, DFC status and control information, and read interconnection information from DFC to HFC on the Backplane. On the UBM backplane, the Sideband I/O signal of HFC (host Facing connector) needs to be connected to the UBM controller and UBM FRU, and the high-speed signal is directly connected from HFC to DFC (device Facing connector). The UBM controller manages both HFC and DFC Sideband I/0 signals. The UBM FRU provides high speed signaling interconnection information from DFC to HFC. The backplane may enable each HFC to connect multiple DFCs over X1, X2, X4, or other lane bandwidth of future hard disks.
The UBM Controller uses I2C protocol to communicate with Host connected with HFC, the current method for checking checksum of UBM backplane I2C write command is to respond to various UBM protocol related read-write commands sent by Host, and uses checksum to ensure correctness of data transmission. And when the Host sends an I2C Write command to the UBM controller, an accumulation summation mode is adopted, the calculation does not contain a SlaveAddr field, only the CommandByte and the Data transmission Data part are summed, and the sum is added with the initial Seed value and then is negated and added with 1 to obtain the final Write check sum.
The UBM I2C protocol transmission adopts the traditional accumulation and method to check, the most important Command field in the protocol is not specially checked, when the DATA transmission link has unstable conditions such as signal interference, the probability of DATA collision can occur when the Command and the common DATA transmission DATA are accumulated, namely, different UBM Command fields and the DATA part can obtain the same check value after operation, and the slave receives the incorrect Command and causes errors when executing the write Command.
Disclosure of Invention
The invention aims to provide a method and a device for realizing Command verification of an UBM backplane, which improve the validity of a checksum check value when an I2C transmission protocol Write Command field of the UBM backplane is analyzed.
In order to achieve the purpose, the invention adopts the following technical scheme:
the invention provides a method for realizing command verification of a UBM backboard, which comprises the following steps:
carrying out accumulation summation operation on command bits of a write command sent by a mainboard to a UBM controller to obtain a first verification code;
and carrying out XOR operation on the obtained first verification code and the command bit of the write command to obtain a second verification code.
With reference to the first aspect, in a first possible implementation manner of the first aspect, the performing an accumulation and summation operation on command bits of a write command sent by a motherboard to a UBM controller to obtain a first verification code specifically includes:
carrying out summation operation on a command field and a data field of the write command to obtain a first intermediate value;
and summing the first intermediate value and the initial seed value, and then taking the sum of the first intermediate value and the initial seed value to obtain the first verification code.
With reference to the first aspect, in a second possible implementation manner of the first aspect, the performing an exclusive or operation on the obtained first verification code and a command bit of the write command to obtain a second verification code specifically includes:
and carrying out XOR operation on the first verification code and the command field of the write command to obtain a second verification code.
With reference to the first aspect, in a third possible implementation manner of the first aspect, after the step of performing an exclusive or operation on the first verification code and a command field of the write command to obtain a second verification code, the method further includes:
a second verification code is added to the tail of the data field of the write command.
The second aspect of the present invention provides a device for verifying UBM backplane commands, comprising:
the accumulated summation module is used for carrying out accumulated summation operation on command bits of the write command sent to the UBM controller by the mainboard to obtain a first verification code;
and the exclusive OR operation module is used for carrying out exclusive OR operation on the obtained first verification code and the command bit of the write command to obtain a second verification code.
With reference to the second aspect, in a first possible implementation manner of the second aspect, the accumulation and summation module includes:
the first intermediate value acquisition unit is used for carrying out summation operation on the command field and the data field of the write command to obtain a first intermediate value;
and the first verification code acquisition unit is used for summing the first intermediate value and the initial seed value, and then negating and adding one to obtain the first verification code.
With reference to the second aspect, in a second possible implementation manner of the second aspect, the xor operation module includes:
and the second verification code acquisition unit is used for carrying out XOR operation on the first verification code and the command field of the write command to acquire a second verification code.
With reference to the second aspect, in a third possible implementation manner of the second aspect, the method further includes:
and the second verification code writing module is used for adding the second verification code to the tail part of the data field of the write command.
The device for realizing the UBM backplane command verification according to the second aspect of the present invention can realize the methods in the first aspect and the implementation manners of the first aspect, and achieve the same effects.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
the invention carries out one more exclusive or operation on the basis of traditional accumulation and checksum solving, carries out secondary verification on the Command field, ensures that the Command field can be correctly analyzed into corresponding action, reduces the probability of data collision and improves the effectiveness of the checksum verification function.
Drawings
FIG. 1 is a flow chart of a method embodiment of the present invention;
FIG. 2 is a method flow diagram of a second embodiment of the method of the present invention;
FIG. 3 is a diagram of the write command bit content;
FIG. 4 is a schematic view of an embodiment of the apparatus of the present invention;
FIG. 5 is a schematic view of a second embodiment of the apparatus of the present invention;
FIG. 6 is a third schematic view of the apparatus according to the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the following detailed description of the present invention is provided with reference to the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
As shown in fig. 1, a method for implementing command verification of UBM backplane includes the following steps:
s1, carrying out accumulation summation operation on command bits of the write command sent by the mainboard to the UBM controller to obtain a first verification code;
and S2, carrying out exclusive OR operation on the obtained first verification code and the command bit of the write command to obtain a second verification code.
As shown in fig. 2, a method for verifying UBM backplane commands includes the following steps:
and S1, carrying out summation operation on the command field and the data field of the write command to obtain a first intermediate value.
And S2, summing the first intermediate value and the initial seed value, and then taking the sum of the first intermediate value and the initial seed value to obtain the first verification code.
And S3, carrying out exclusive OR operation on the first verification code and the command field of the write command to obtain a second verification code.
S4, adding the second verification code to the tail of the data field of the write command.
As shown in fig. 3, firstly, an accumulation sum method is adopted for calculation, 1 byte of CommandByte and Data transmission Data parts (Data 1-DATAN) are summed, and added with an initial Seed value (hexadecimal 0xA5) to be negated and added with 1 to obtain Checksum 1;
and performing exclusive-or operation on the Checksum1 and Commandbyte again to obtain the final result that the Checksum is added to the tail of the WriteCommand data part. The XOR operation can check each bit of a single byte, is simple compared with the accumulation and operation mode, and is the most common checking mode.
The method performs one more exclusive or operation on the basis of traditional accumulation and checksum solving, performs secondary verification on the Command field, ensures that the Command field can be correctly analyzed into corresponding actions, reduces the probability of data collision, and improves the effectiveness of the checksum verification function
As shown in fig. 4, an apparatus for verifying UBM backplane commands includes:
the accumulated summation module 11 is used for performing accumulated summation operation on command bits of a write command sent to the UBM controller by the mainboard to obtain a first verification code;
and the exclusive-or operation module 12 performs exclusive-or operation on the obtained first verification code and the command bit of the write command to obtain a second verification code.
The second verification code writing module 13 adds the second verification code to the end of the data field of the write command.
As shown in fig. 5, the accumulation sum module includes:
a first intermediate value obtaining unit 111, which performs summation operation on the command field and the data field of the write command to obtain a first intermediate value;
the first identifying code obtaining unit 112 sums and adds the first intermediate value and the initial seed value, and then negates and adds one to obtain the first identifying code.
As shown in fig. 6, the xor operation module includes:
the second verification code obtaining unit 121 performs an exclusive or operation on the first verification code and the command field of the write command to obtain a second verification code.
Although the embodiments of the present invention have been described with reference to the accompanying drawings, it is not intended to limit the scope of the present invention, and it should be understood by those skilled in the art that various modifications and variations can be made without inventive efforts by those skilled in the art based on the technical solution of the present invention.
Claims (2)
1. A method for realizing command verification of a UBM backplane is characterized by comprising the following steps:
carrying out accumulation summation operation on command bits of a write command sent by a mainboard to a UBM controller to obtain a first verification code;
carrying out XOR operation on the obtained first verification code and the command bit of the write command to obtain a second verification code;
the obtaining of the first verification code by performing accumulation and summation operation on the command bit of the write command sent by the main board to the UBM controller specifically includes:
carrying out summation operation on a command field and a data field of the write command to obtain a first intermediate value;
summing the first intermediate value and the initial seed value, and then taking the sum of the first intermediate value and the initial seed value to obtain a first verification code;
performing an exclusive or operation on the obtained first verification code and the command bit of the write command to obtain a second verification code, specifically including:
carrying out XOR operation on the first verification code and a command field of the write command to obtain a second verification code;
a second verification code is added to the tail of the data field of the write command.
2. A device for realizing command verification of a UBM backplane is characterized by comprising:
the accumulated summation module is used for carrying out accumulated summation operation on command bits of the write command sent to the UBM controller by the mainboard to obtain a first verification code;
the exclusive-OR operation module is used for carrying out exclusive-OR operation on the obtained first verification code and the command bit of the write command to obtain a second verification code;
the cumulative summation module comprises:
the first intermediate value acquisition unit is used for carrying out summation operation on the command field and the data field of the write command to obtain a first intermediate value;
the first verification code acquisition unit is used for summing and adding the first intermediate value and the initial seed value, and then negating and adding one to obtain a first verification code;
the XOR operation module comprises:
the second verification code acquisition unit is used for carrying out XOR operation on the first verification code and the command field of the write command to acquire a second verification code;
and the second verification code writing module is used for adding the second verification code to the tail part of the data field of the write command.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910776327.0A CN110618961B (en) | 2019-08-22 | 2019-08-22 | Method and device for realizing command verification of UBM (universal UBM management module) backplane |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910776327.0A CN110618961B (en) | 2019-08-22 | 2019-08-22 | Method and device for realizing command verification of UBM (universal UBM management module) backplane |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110618961A CN110618961A (en) | 2019-12-27 |
| CN110618961B true CN110618961B (en) | 2021-04-27 |
Family
ID=68922431
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910776327.0A Active CN110618961B (en) | 2019-08-22 | 2019-08-22 | Method and device for realizing command verification of UBM (universal UBM management module) backplane |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110618961B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113051137B (en) * | 2021-04-22 | 2024-03-26 | 北京计算机技术及应用研究所 | Design method of extensible server remote health management system |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6204796B1 (en) * | 1994-07-01 | 2001-03-20 | Gemstar Development Corporation | Apparatus and methods for generating codes for controlling appliances from a remote controller |
| CN101154207A (en) * | 2006-09-29 | 2008-04-02 | 上海海尔集成电路有限公司 | Operating method for configured interface of microcontroller |
| CN101222461A (en) * | 2008-02-04 | 2008-07-16 | 北京创毅视讯科技有限公司 | Base band modulation device and method for controlling/monitoring base band modulation device |
| CN101763220A (en) * | 2008-12-25 | 2010-06-30 | 成都市华为赛门铁克科技有限公司 | Data updating method, controller and storage system |
| CN102624736A (en) * | 2012-03-20 | 2012-08-01 | 瑞斯康达科技发展股份有限公司 | A TL1 command verification method and device |
| CN102624515A (en) * | 2011-11-24 | 2012-08-01 | 中联重科股份有限公司 | Data transmission method, system and terminal |
| CN102722462A (en) * | 2012-05-05 | 2012-10-10 | 美的集团有限公司 | Synchronous communication device and control method thereof |
| CN103905065A (en) * | 2012-12-28 | 2014-07-02 | 联芯科技有限公司 | Convolutional code decoding method and device |
| CN104270247A (en) * | 2014-05-23 | 2015-01-07 | 中国人民解放军信息工程大学 | Efficient Universal Hash Function Authentication Scheme for Quantum Cryptosystem |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108847997A (en) * | 2018-04-03 | 2018-11-20 | 郑州云海信息技术有限公司 | A kind of method and device thereof communicated by api interface |
-
2019
- 2019-08-22 CN CN201910776327.0A patent/CN110618961B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6204796B1 (en) * | 1994-07-01 | 2001-03-20 | Gemstar Development Corporation | Apparatus and methods for generating codes for controlling appliances from a remote controller |
| CN101154207A (en) * | 2006-09-29 | 2008-04-02 | 上海海尔集成电路有限公司 | Operating method for configured interface of microcontroller |
| CN101222461A (en) * | 2008-02-04 | 2008-07-16 | 北京创毅视讯科技有限公司 | Base band modulation device and method for controlling/monitoring base band modulation device |
| CN101763220A (en) * | 2008-12-25 | 2010-06-30 | 成都市华为赛门铁克科技有限公司 | Data updating method, controller and storage system |
| CN102624515A (en) * | 2011-11-24 | 2012-08-01 | 中联重科股份有限公司 | Data transmission method, system and terminal |
| CN102624736A (en) * | 2012-03-20 | 2012-08-01 | 瑞斯康达科技发展股份有限公司 | A TL1 command verification method and device |
| CN102722462A (en) * | 2012-05-05 | 2012-10-10 | 美的集团有限公司 | Synchronous communication device and control method thereof |
| CN103905065A (en) * | 2012-12-28 | 2014-07-02 | 联芯科技有限公司 | Convolutional code decoding method and device |
| CN104270247A (en) * | 2014-05-23 | 2015-01-07 | 中国人民解放军信息工程大学 | Efficient Universal Hash Function Authentication Scheme for Quantum Cryptosystem |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110618961A (en) | 2019-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN116340073B (en) | Test method, device and system | |
| CN109933554A (en) | An NVMe hard disk expansion device based on GPU server | |
| US7436777B2 (en) | Failed link training | |
| US20050188245A1 (en) | Frame validation | |
| CN110618961B (en) | Method and device for realizing command verification of UBM (universal UBM management module) backplane | |
| CN108052428A (en) | A kind of test method for testing PCIe card warm connection function | |
| JP3996928B2 (en) | How to handle corrupted data | |
| US8943255B2 (en) | Methods and structure for accounting for connection resets between peripheral component interconnect express bridges and host devices | |
| US7363402B2 (en) | Data communications architecture employing parallel SERDES channels | |
| US7461321B2 (en) | Error detection | |
| US7721159B2 (en) | Passing debug information | |
| US7606253B2 (en) | Successful transactions | |
| CN101071394A (en) | Inter-board transparent transmission bus test device and method | |
| CN116501536A (en) | AXI interconnection module checking, checking and protecting method, device and storage medium | |
| US7672222B2 (en) | Link failures | |
| CN108780429B (en) | Error handling techniques for high speed I/O data transfers | |
| WO2022021870A1 (en) | Fc card transmission error positioning method and related device | |
| US20040153891A1 (en) | Method and apparatus for generating CRC/parity error in network environment | |
| US7613958B2 (en) | Error detection in a system having coupled channels | |
| US7330998B2 (en) | Data integrity verification | |
| US7310762B2 (en) | Detection of errors | |
| US20060184707A1 (en) | Error injection | |
| CN113626231B (en) | A method and system for configuring SAS RAID card based on BIOS | |
| US7454514B2 (en) | Processing data with uncertain arrival time | |
| CN216014148U (en) | Server and server backboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |