CN110473909A - Standard wafer and its manufacturing method - Google Patents
Standard wafer and its manufacturing method Download PDFInfo
- Publication number
- CN110473909A CN110473909A CN201910808692.5A CN201910808692A CN110473909A CN 110473909 A CN110473909 A CN 110473909A CN 201910808692 A CN201910808692 A CN 201910808692A CN 110473909 A CN110473909 A CN 110473909A
- Authority
- CN
- China
- Prior art keywords
- thin film
- film layer
- type
- different
- film layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 239000010409 thin film Substances 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 18
- 239000000463 material Substances 0.000 claims abstract description 8
- 239000010408 film Substances 0.000 claims description 76
- 238000000034 method Methods 0.000 claims description 27
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 10
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 229920005591 polysilicon Polymers 0.000 claims description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 5
- 239000003989 dielectric material Substances 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims description 5
- 229910052763 palladium Inorganic materials 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- 239000010936 titanium Substances 0.000 claims description 5
- 235000012431 wafers Nutrition 0.000 abstract description 49
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 35
- 239000000377 silicon dioxide Substances 0.000 description 17
- 235000012239 silicon dioxide Nutrition 0.000 description 17
- 229910052581 Si3N4 Inorganic materials 0.000 description 16
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 16
- 238000010586 diagram Methods 0.000 description 5
- 230000007774 longterm Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- -1 silicon nitride) Chemical class 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical techniques
- G01B11/02—Measuring arrangements characterised by the use of optical techniques for measuring length, width or thickness
- G01B11/06—Measuring arrangements characterised by the use of optical techniques for measuring length, width or thickness for measuring thickness ; e.g. of sheet material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
本申请公开了一种标准晶片及其制造方法,该标准晶片包括:衬底;至少两种类型的薄膜层,至少两种类型的薄膜层中,不同类型的薄膜层包含的材料不同;至少两种类型的薄膜层形成于衬底所在平面的不同的预设区域上。本申请通过在标准晶片所在平面的不同区域设置不同类型的薄膜层,在使用该标准晶片进行校准时,可以一次性对不同类型的薄膜层进行校准,不需要更换多种类型的标准晶片,从而简化了校准步骤,提高了校准效率。
The present application discloses a standard wafer and a manufacturing method thereof. The standard wafer includes: a substrate; at least two types of thin film layers, and among the at least two types of thin film layers, different types of thin film layers contain different materials; at least two The different types of thin film layers are formed on different preset regions on the plane where the substrate is located. The present application arranges different types of thin film layers in different regions of the plane where the standard wafer is located. When using the standard wafer for calibration, different types of thin film layers can be calibrated at one time, without the need to replace multiple types of standard wafers, thereby The calibration steps are simplified and the calibration efficiency is improved.
Description
技术领域technical field
本申请涉及半导体制造技术领域,具体涉及一种标准晶片及其制造方法。The present application relates to the technical field of semiconductor manufacturing, in particular to a standard wafer and a manufacturing method thereof.
背景技术Background technique
随着半导体制造工艺的发展,工艺尺寸不断下降,相应的,半导体器件中的薄膜的厚度也在不断地降低。为了保持薄膜厚度的均一性,对薄膜厚度测量的精确度和稳定性提出了更高的要求。为了保证对薄膜厚度测量的精确度和稳定性,需要使用标准晶片(Wafer),定期对量测机台进行校正。With the development of the semiconductor manufacturing process, the process size is continuously reduced, and correspondingly, the thickness of the thin film in the semiconductor device is also continuously reduced. In order to maintain the uniformity of film thickness, higher requirements are put forward for the accuracy and stability of film thickness measurement. In order to ensure the accuracy and stability of the film thickness measurement, it is necessary to use a standard wafer (Wafer) to calibrate the measuring machine regularly.
相关技术中,通常包括多种薄类型的标准晶片:例如二氧化硅(SiO2)薄膜标准晶片、氮化硅(SiN)薄膜标准晶片、多晶硅薄膜标准晶片等;同时,出于精度上的考量,每种薄膜类型的标准晶片对应多种不同厚度的薄膜:以二氧化硅薄膜为例,其分别对应厚度为T1、T2以及T3的二氧化硅薄膜标准晶片。In related technologies, standard wafers of various thin types are usually included: for example, silicon dioxide (SiO 2 ) thin film standard wafers, silicon nitride (SiN) thin film standard wafers, polysilicon thin film standard wafers, etc.; at the same time, due to the consideration of precision , the standard wafers of each film type correspond to a variety of films with different thicknesses: taking silicon dioxide films as an example, they correspond to standard silicon dioxide film wafers with thicknesses T1, T2 and T3 respectively.
图1示出了相关技术中提供的标准晶片的示意图,如图1所示,该标准晶片100是厚度T1的二氧化硅薄膜标准晶片,在使用该标准晶片100时,通常是将该标准晶片100固定在量测机台上,使用激光(Laser)照射区域110对量测机台进行校准,然后更换其它类型,或者其它厚度的标准晶片再进行校准,操作过程较为繁琐。同时,由于每次使用标准晶片100进行校准时,激光都是照射区域110,因此在长久使用过程中,会对区域110的表面造成损伤,从而影响校准的精确度。Fig. 1 shows the schematic diagram of the standard wafer that provides in the related art, as shown in Fig. 1, this standard wafer 100 is the silicon dioxide film standard wafer of thickness T1, when using this standard wafer 100, usually this standard wafer 100 is fixed on the measuring machine, and the measuring machine is calibrated by using the laser (Laser) irradiation area 110, and then another type or other thickness of the standard wafer is replaced and the calibration is performed again. The operation process is relatively cumbersome. At the same time, since the laser irradiates the region 110 every time the standard wafer 100 is used for calibration, the surface of the region 110 will be damaged during long-term use, thus affecting the calibration accuracy.
发明内容Contents of the invention
本申请提供了一种标准晶片及其制造方法,可以解决相关技术中提供的标准晶片在校准过程中操作较为繁琐的问题。The present application provides a standard wafer and a manufacturing method thereof, which can solve the problem that the standard wafer provided in the related art is cumbersome to operate during the calibration process.
一方面,本申请提供了一种标准晶片,所述标准晶片用于对半导体制造工艺中的量测台机进行厚度校准,包括:On the one hand, the present application provides a standard wafer, which is used to calibrate the thickness of the measuring bench machine in the semiconductor manufacturing process, including:
衬底;Substrate;
至少两种类型的薄膜层,所述至少两种类型的薄膜层中,不同类型的薄膜层包含的材料不同;At least two types of film layers, among the at least two types of film layers, different types of film layers contain different materials;
所述至少两种类型的薄膜层形成于所述衬底所在平面的不同的预设区域上。The at least two types of thin film layers are formed on different predetermined regions of the plane where the substrate is located.
可选的,所述每种类型的薄膜层包括至少两种厚度,不同厚度的薄膜层形成于所述不同的预设区域上。Optionally, each type of thin film layer includes at least two thicknesses, and thin film layers with different thicknesses are formed on different predetermined regions.
可选的,所述每种类型的薄膜层包括至少两种厚度,不同厚度的薄膜层形成于所述不同的预设区域上。Optionally, each type of thin film layer includes at least two thicknesses, and thin film layers with different thicknesses are formed on different predetermined regions.
可选的,所述至少两种类型的薄膜层中,存在至少一个类型的薄膜层,满足相同的厚度形成于不同的预设区域上。Optionally, among the at least two types of thin film layers, there is at least one type of thin film layer that satisfies the same thickness and is formed on different preset regions.
可选的,存在类型相同厚度不同的薄膜层位于相邻的预设区域。Optionally, there are thin film layers of the same type but different thicknesses located in adjacent preset regions.
可选的,存在类型不同的薄膜层位于相邻的预设区域。Optionally, there are different types of thin film layers located in adjacent preset regions.
可选的,所述薄膜层包含氮化物、氧化物、多晶硅、高K介质材料、硅锗、钛、铂、钯中的至少一种。Optionally, the thin film layer includes at least one of nitride, oxide, polysilicon, high-K dielectric material, silicon germanium, titanium, platinum, and palladium.
另一方面,本申请提供了一种标准晶片的制造方法,所述标准晶片用于对半导体制造工艺中的量测台机进行厚度校准,所述方法包括:In another aspect, the present application provides a method for manufacturing a standard wafer, the standard wafer is used for thickness calibration of a measuring bench machine in a semiconductor manufacturing process, the method comprising:
步骤S1:提供一衬底;Step S1: providing a substrate;
步骤S2:在所述衬底上沉积第一类型的薄膜层;Step S2: depositing a first type of thin film layer on the substrate;
步骤S3:光罩所述第一类型的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的第一类型的薄膜层进行去除;Step S3: Removing the first-type thin-film layer in other regions in the preset region corresponding to the first-type thin-film layer in the mask;
步骤S4:在所述其它区域沉积第i类型的薄膜层,2≤i≤n,n≥2,i、n为正整数,n为预设的薄膜层类型数,所述第i类型的薄膜层与所述第一类型的薄膜层包含的材料不同;Step S4: Deposit the i-th type of film layer in the other area, 2≤i≤n, n≥2, i and n are positive integers, n is the preset number of film layer types, the i-th type of film a layer comprising a material different from that of said first type of film layer;
步骤S5:光罩已沉积的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的薄膜层进行去除,n种类型的薄膜层中的每种类型的薄膜层对应的预设区域不同;Step S5: the preset area corresponding to the deposited thin film layer of the photomask, and remove the thin film layer in other areas by etching process, and the preset area corresponding to each type of thin film layer in the n types of thin film layers is different;
步骤S6:令i=i+1,重复步骤S4和步骤S5,直到i=n。Step S6: set i=i+1, repeat step S4 and step S5 until i=n.
可选的,所述每种类型的薄膜层包括至少两种厚度,不同厚度的薄膜层形成于所述不同的预设区域上,所述方法还包括:Optionally, each type of film layer includes at least two thicknesses, and film layers of different thicknesses are formed on the different preset regions, and the method further includes:
依次对预设区域的薄膜层进行刻蚀,使所述每种类型的薄膜层包括至少两种厚度。The thin film layers in the predetermined area are etched sequentially, so that each type of thin film layer includes at least two thicknesses.
可选的,所述至少两种类型的薄膜层中,存在至少一个类型的薄膜层,满足相同的厚度形成于不同的预设区域上。Optionally, among the at least two types of thin film layers, there is at least one type of thin film layer that satisfies the same thickness and is formed on different preset regions.
可选的,存在类型相同厚度不同的薄膜层位于相邻的预设区域。Optionally, there are thin film layers of the same type but different thicknesses located in adjacent preset regions.
可选的,存在类型不同的薄膜层位于相邻的预设区域。Optionally, there are different types of thin film layers located in adjacent preset regions.
可选的,所述薄膜层包含氮化物、氧化物、多晶硅、高K介质材料、硅锗、钛、铂、钯中的至少一种。Optionally, the thin film layer includes at least one of nitride, oxide, polysilicon, high-K dielectric material, silicon germanium, titanium, platinum, and palladium.
本申请技术方案,至少包括如下优点:The technical solution of the present application at least includes the following advantages:
通过在标准晶片所在平面的不同区域设置不同类型的薄膜层,在使用该标准晶片进行校准时,可以一次性对不同类型的薄膜层进行校准,不需要更换多种类型的标准晶片,从而简化了校准步骤,提高了校准效率。By setting different types of thin film layers in different areas of the plane where the standard wafer is located, when the standard wafer is used for calibration, different types of thin film layers can be calibrated at one time, and there is no need to replace multiple types of standard wafers, thus simplifying the process. A calibration step improves calibration efficiency.
附图说明Description of drawings
为了更清楚地说明本申请具体实施方式或现有技术中的技术方案,下面将对具体实施方式或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图是本申请的一些实施方式,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the specific embodiments of the present application or the technical solutions in the prior art, the following will briefly introduce the accompanying drawings that need to be used in the description of the specific embodiments or prior art. Obviously, the accompanying drawings in the following description The drawings are some implementations of the present application, and those skilled in the art can obtain other drawings based on these drawings without creative work.
图1是相关技术中提供的标准晶片的示意图;Fig. 1 is a schematic diagram of a standard wafer provided in the related art;
图2是本申请一个示例性实施例提供的标准晶片的示意图;Fig. 2 is a schematic diagram of a standard wafer provided by an exemplary embodiment of the present application;
图3是本申请一个示例性实施例提供的标准晶片的示意图;Fig. 3 is a schematic diagram of a standard wafer provided by an exemplary embodiment of the present application;
图4是本申请一个示例性实施例提供的标准晶片的制造方法流程图。Fig. 4 is a flowchart of a method for manufacturing a standard wafer provided by an exemplary embodiment of the present application.
具体实施方式Detailed ways
下面将结合附图,对本申请中的技术方案进行清楚、完整的描述,显然,所描述的实施例是本申请的一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在不做出创造性劳动的前提下所获得的所有其它实施例,都属于本申请保护的范围。The technical solutions in this application will be clearly and completely described below in conjunction with the accompanying drawings. Apparently, the described embodiments are part of the embodiments of this application, not all of them. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of protection of this application.
在本申请的描述中,需要说明的是,术语“中心”、“上”、“下”、“左”、“右”、“竖直”、“水平”、“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本申请和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本申请的限制。此外,术语“第一”、“第二”、“第三”仅用于描述目的,而不能理解为指示或暗示相对重要性。In the description of this application, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer" etc. The indicated orientation or positional relationship is based on the orientation or positional relationship shown in the drawings, and is only for the convenience of describing the present application and simplifying the description, rather than indicating or implying that the referred device or element must have a specific orientation, use a specific orientation construction and operation, therefore should not be construed as limiting the application. In addition, the terms "first", "second", and "third" are used for descriptive purposes only, and should not be construed as indicating or implying relative importance.
在本申请的描述中,需要说明的是,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是机械连接,也可以是电气连接;可以是直接相连,也可以通过中间媒介间接相连,还可以是两个元件内部的连通,可以是无线连接,也可以是有线连接。对于本领域的普通技术人员而言,可以具体情况理解上述术语在本申请中的具体含义。In the description of this application, it should be noted that unless otherwise specified and limited, the terms "installation", "connection", and "connection" should be understood in a broad sense, for example, it can be a fixed connection or a detachable connection. Connection, or integral connection; it may be mechanical connection or electrical connection; it may be direct connection or indirect connection through an intermediary, or it may be the internal communication of two components, which may be wireless connection or wired connection connect. Those of ordinary skill in the art can understand the specific meanings of the above terms in this application in specific situations.
此外,下面所描述的本申请不同实施方式中所涉及的技术特征只要彼此之间未构成冲突就可以相互结合。In addition, the technical features involved in the different embodiments of the present application described below may be combined as long as they do not constitute a conflict with each other.
实施例1:Example 1:
参考图2,其示出了本申请一个示例性实施例提供的标准晶片的示意图。如图2所示,该标准晶片200包括衬底210以及至少两种类型的薄膜层(图2中以两种不同类型的薄膜层221和薄膜层222做示例性说明)。Referring to FIG. 2 , it shows a schematic diagram of a standard wafer provided by an exemplary embodiment of the present application. As shown in FIG. 2 , the standard wafer 200 includes a substrate 210 and at least two types of thin film layers (two different types of thin film layers 221 and 222 are used as examples in FIG. 2 ).
其中,至少两种类型的薄膜层中,不同类型的薄膜层包含的材料不同,例如,薄膜层221为氮化硅薄膜,薄膜层222为二氧化硅薄膜;至少两种类型的薄膜层形成于衬底210所在平面的不同的预设区域上,例如,薄膜层221和薄膜层222形成于衬底210所在平面的不同的预设区域上。其中,预设区域是衬底210所在平面上的区域,在制备标准晶片时,需要在衬底210所在平面上划分出预设区域用于沉积薄膜层。Among the at least two types of film layers, different types of film layers contain different materials, for example, the film layer 221 is a silicon nitride film, and the film layer 222 is a silicon dioxide film; at least two types of film layers are formed in On different predetermined regions of the plane where the substrate 210 is located, for example, the thin film layer 221 and the thin film layer 222 are formed on different predetermined regions of the plane where the substrate 210 is located. Wherein, the preset area is an area on the plane where the substrate 210 is located. When preparing a standard wafer, it is necessary to divide a preset area on the plane where the substrate 210 is located for depositing a thin film layer.
综上所述,本实施例中,通过在标准晶片所在平面的不同区域设置不同类型的薄膜层,在使用该标准晶片进行校准时,可以一次性对不同类型的薄膜层进行校准,不需要更换多种类型的标准晶片,从而简化了校准步骤,提高了校准效率。To sum up, in this embodiment, by setting different types of thin film layers in different regions of the plane where the standard wafer is located, when using the standard wafer for calibration, different types of thin film layers can be calibrated at one time without replacement Various types of standard wafers simplify calibration steps and improve calibration efficiency.
实施例2:Example 2:
参考实施例1,实施例2和实施例1的区别在于:每种类型的薄膜层包括至少两种厚度,不同厚度的薄膜层形成于不同的预设区域上。不同类型的薄膜层之间的厚度关系不限定。Referring to Example 1, the difference between Example 2 and Example 1 is that each type of film layer includes at least two thicknesses, and film layers of different thicknesses are formed on different predetermined regions. The thickness relationship between different types of film layers is not limited.
例如,标准晶片包括两种类型的薄膜层:氮化硅薄膜和二氧化硅薄膜,而氮化硅薄膜包括T1、T2以及T3三种厚度,二氧化硅薄膜包括T4、T5以及T6三种厚度,则T1厚度的氮化硅薄膜、T2厚度的氮化硅薄膜、T3厚度的氮化硅薄膜、T4厚度的二氧化硅薄膜、T5厚度的二氧化硅薄膜以及T6厚度的二氧化硅薄膜分别形成于不同的预设区域。For example, a standard wafer includes two types of film layers: silicon nitride film and silicon dioxide film, while silicon nitride film includes three thicknesses of T1, T2 and T3, and silicon dioxide film includes three thicknesses of T4, T5 and T6 , then the silicon nitride film of T1 thickness, the silicon nitride film of T2 thickness, the silicon nitride film of T3 thickness, the silicon dioxide film of T4 thickness, the silicon dioxide film of T5 thickness and the silicon dioxide film of T6 thickness respectively Formed in different preset areas.
本实施例中,通过在标准晶片所在平面的不同区域设置不同类型的薄膜层,且每种类型的薄膜层包括至少两种厚度,在使用该标准晶片进行校准时,可以一次性对不同类型,且不同厚度的薄膜层进行校准,不需要更换多种类型以及多种厚度的标准晶片,进一步简化了校准步骤,提高了校准效率。In this embodiment, by setting different types of thin film layers in different regions of the plane where the standard wafer is located, and each type of thin film layer includes at least two thicknesses, when using the standard wafer for calibration, different types can be calibrated at one time, Moreover, the thin film layers with different thicknesses are calibrated without replacing standard wafers of various types and thicknesses, which further simplifies the calibration steps and improves the calibration efficiency.
实施例3:Example 3:
参考实施例2,实施例3和实施例2的区别在于:至少两种类型的薄膜层中,存在至少一个类型的薄膜层,满足相同的厚度形成于不同的预设区域上。Referring to Example 2, the difference between Example 3 and Example 2 lies in that among at least two types of thin film layers, there is at least one type of thin film layer that satisfies the same thickness and is formed on different preset regions.
例如,标准晶片包括两种类型的薄膜层:氮化硅薄膜和二氧化硅薄膜,氮化硅薄膜包括T1、T2以及T3三种厚度,T1厚度的氮化硅薄膜位于第一预设区域和第二预设区域,T2厚度的氮化硅薄膜位于第三预设区域和第四预设区域,T3厚度的氮化硅薄膜位于第五预设区域和第六预设区域;二氧化硅薄膜包括T4、T5以及T6三种厚度,T4厚度的二氧化硅薄膜位于第七预设区域和第八预设区域,T5厚度的二氧化硅薄膜位于第九预设区域和第十预设区域,T6厚度的二氧化硅薄膜位于第十一预设区域和第十二预设区域。需要说明的是,该实施例只是示例性说明,相同的厚度的薄膜层可以形成于不同的预设区域,也可以形成于一个预设区域,只要满足存在一个类型的薄膜层,相同的厚度分布在不同的预设区域即可。For example, a standard wafer includes two types of film layers: a silicon nitride film and a silicon dioxide film, the silicon nitride film includes three thicknesses of T1, T2 and T3, and the silicon nitride film of T1 thickness is located in the first preset area and In the second preset area, the silicon nitride film with a thickness of T2 is located in the third preset area and the fourth preset area, and the silicon nitride film with a thickness of T3 is located in the fifth preset area and the sixth preset area; the silicon dioxide film Including three thicknesses of T4, T5 and T6, the silicon dioxide film of T4 thickness is located in the seventh preset area and the eighth preset area, and the silicon dioxide film of T5 thickness is located in the ninth preset area and the tenth preset area, A silicon dioxide film with a thickness of T6 is located in the eleventh preset area and the twelfth preset area. It should be noted that this embodiment is only an example, and the film layers of the same thickness can be formed in different preset regions, and can also be formed in a preset region, as long as there is one type of film layer, the same thickness distribution Just in different preset areas.
本实施例中,通过将相同厚度、相同类型的薄膜层分布在不同的预设区域,当其中一个薄膜层因为长时间使用造成损伤后,可使用另一个预设区域的相同类型相同厚度的薄膜层进行校准。In this embodiment, by distributing the same thickness and the same type of film layers in different preset areas, when one of the film layers is damaged due to long-term use, the same type and the same thickness of the film in another preset area can be used layer for calibration.
实施例4:Example 4:
参考实施例3,实施例4和实施例3的区别在于:存在类型相同厚度不同的薄膜层位于相邻的预设区域。例如,上述实施例中,T1厚度的氮化硅层和T2厚度的氮化硅层可位于相邻的预设区域。Referring to Example 3, the difference between Example 4 and Example 3 lies in that there are film layers of the same type but different thicknesses located in adjacent predetermined regions. For example, in the above embodiments, the silicon nitride layer with a thickness of T1 and the silicon nitride layer with a thickness of T2 may be located in adjacent preset regions.
实施例5:Example 5:
参考实施例3和实施例4,实施例5和实施例3、实施例4的区别在于:存在类型不同的薄膜层位于相邻的预设区域。例如,上述实施例中,氧化硅层和二氧化硅层可位于相邻的预设区域。Referring to Example 3 and Example 4, the difference between Example 5 and Example 3 and Example 4 lies in that there are different types of thin film layers located in adjacent predetermined areas. For example, in the above embodiments, the silicon oxide layer and the silicon dioxide layer may be located in adjacent preset regions.
可选的,本申请实施例中的薄膜层包含氮化物(例如氮化硅)、氧化物(例如二氧化硅)、多晶硅、高K介质材料(例如介电常数“K”大于10的材料)、硅锗、钛、铂、钯中的至少一种。Optionally, the thin film layer in the embodiment of the present application includes nitride (such as silicon nitride), oxide (such as silicon dioxide), polysilicon, high-K dielectric material (such as a material with a dielectric constant "K" greater than 10) , silicon germanium, titanium, platinum, palladium at least one.
以标准晶片包括三种类型的薄膜层,每种类型的薄膜层包括两种厚度为例对本申请一个示例性实施例进行说明。如图3所示,本实施例中提供的标准晶片300包括衬底310和薄膜层,薄膜层包括T1厚度的第一种类型的薄膜层3111、T2厚度的第一种类型的薄膜层3112、T3厚度的第二种类型的薄膜层3121、T4厚度的第二种类型的薄膜层3122、T5厚度第三种类型的薄膜层3131以及T6厚度的第三种类型的薄膜层3132。其中,T1厚度和T2厚度不同,T3厚度和T4厚度不同,T5厚度和T6厚度不同,不同类型的薄膜层之间的厚度关系不限定。An exemplary embodiment of the present application is described by taking an example that a standard wafer includes three types of thin film layers, and each type of thin film layer includes two thicknesses. As shown in FIG. 3 , the standard wafer 300 provided in this embodiment includes a substrate 310 and a thin film layer, and the thin film layer includes a first type thin film layer 3111 with a T1 thickness, a first type thin film layer 3112 with a T2 thickness, The second type of film layer 3121 of T3 thickness, the second type of film layer 3122 of T4 thickness, the third type of film layer 3131 of T5 thickness, and the third type of film layer 3132 of T6 thickness. Wherein, the thickness of T1 is different from that of T2, the thickness of T3 is different from that of T4, the thickness of T5 is different from that of T6, and the thickness relationship between different types of film layers is not limited.
如图3所示,相同厚度的薄膜层位于不同的预设区域;相同类型,不同厚度的薄膜层位于相邻的区域;不同类型的薄膜层位于相邻区域。As shown in FIG. 3 , film layers of the same thickness are located in different predetermined areas; film layers of the same type but with different thickness are located in adjacent areas; and film layers of different types are located in adjacent areas.
实施例6:Embodiment 6:
参考图4,其示出了本申请一个示例性实施例提供的标准晶片的制造方法的流程图。可通过该方法制造上述实施例提供的标准晶片,该方法包括:Referring to FIG. 4 , it shows a flowchart of a method for manufacturing a standard wafer provided by an exemplary embodiment of the present application. The standard wafer provided by the above-mentioned embodiments can be manufactured by this method, and the method includes:
步骤S1,提供一衬底。Step S1, providing a substrate.
步骤S2,在衬底上沉积第一类型的薄膜层。Step S2, depositing a first type thin film layer on the substrate.
步骤S3,光罩第一类型的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的第一类型的薄膜层进行去除。In step S3 , mask the predetermined area corresponding to the first type of thin film layer, and remove the first type of thin film layer in other areas through an etching process.
步骤S4,在其它区域沉积第i类型的薄膜层,2≤i≤n,n≥2,i、n为正整数,n为预设的薄膜层类型数,第i类型的薄膜层与所述第一类型的薄膜层包含的材料不同。Step S4, depositing the i-th type thin film layer in other areas, 2≤i≤n, n≥2, i and n are positive integers, n is the preset number of thin film layer types, the i-th type thin film layer and the The first type of film layer comprises different materials.
步骤S5,光罩已沉积的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的薄膜层进行去除,n种类型的薄膜层中的每种类型的薄膜层对应的预设区域不同。In step S5, the predetermined area corresponding to the deposited thin film layer of the photomask is removed by etching process, and the predetermined area corresponding to each type of thin film layer in the n types of thin film layers is different.
步骤S6,令i=i+1,重复步骤S4和步骤S5,直到i=n。Step S6, set i=i+1, repeat step S4 and step S5 until i=n.
以n=3为例,对实施例6进行说明:Taking n=3 as an example, Embodiment 6 is described:
在步骤403之后,在其它区域沉积第二类型的薄膜层;光罩第一类型的薄膜层和第二类型的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的第二类型的薄膜层进行去除;在其它区域沉积第三类型的薄膜层;光罩第一类型的薄膜层、第二类型的薄膜层以及第三类型的薄膜层对应的预设区域,通过刻蚀工艺对其它区域的第三类型的薄膜层进行去除。After step 403, a second type of thin film layer is deposited in other areas; the preset area corresponding to the first type thin film layer and the second type thin film layer of the photomask is etched to the second type thin film layer in other areas layer is removed; a third type of thin film layer is deposited in other areas; the preset area corresponding to the first type of thin film layer, the second type of thin film layer and the third type of thin film layer is masked, and the other areas are etched through the etching process The third type of film layer is removed.
上述实施例中,当每种类型的薄膜层对应不同的厚度时,该方法还包括:依次对预设区域的薄膜层进行刻蚀,使每种类型的薄膜层包括至少两种厚度。In the above embodiment, when each type of thin film layer corresponds to a different thickness, the method further includes: sequentially etching the thin film layers in the predetermined area, so that each type of thin film layer includes at least two thicknesses.
可先将薄膜层沉积为最大厚度,通过逐步光罩较大厚度的薄膜层对应的预设区域,对其它厚度对应的预设区域进行刻蚀,得到较低厚度的薄膜层。The thin film layer can be deposited to the maximum thickness first, and the predetermined area corresponding to the thin film layer with a larger thickness is gradually masked, and the predetermined area corresponding to other thicknesses is etched to obtain a thin film layer with a lower thickness.
例如,标准晶片上包括两种类型的薄膜层:第一类型的薄膜层和第二类型的薄膜层,第一类型的薄膜层对应两种厚度T1和T2和(T1>T2),第二类型的薄膜层对应两种厚度T3和T4(T3>T4),可通过上述方法沉积T1厚度的第一类型的薄膜层和T3厚度的第二类型的薄膜层;对T1厚度的第一类型薄膜层和第二类型的薄膜层对应的预设区域进行光罩,对其它区域的T1厚度的第一类型的薄膜层进行刻蚀,得到T2厚度的第一类型的薄膜层;对T1厚度的第一类型薄膜层、T2厚度的第二类型的薄膜层和T3厚度的第二类型的薄膜层对应的预设区域进行光罩,对其它区域的T3厚度的第二类型的薄膜层进行刻蚀,得到T4厚度的第二类型的薄膜层。For example, a standard wafer includes two types of thin film layers: the first type thin film layer and the second type thin film layer, the first type thin film layer corresponds to two thicknesses T1 and T2 and (T1>T2), the second type thin film layer The thin film layer corresponding to two kinds of thicknesses T3 and T4 (T3>T4), can deposit the first type thin film layer of T1 thickness and the second type thin film layer of T3 thickness by above-mentioned method; To the first type thin film layer of T1 thickness Perform a photomask on the preset area corresponding to the second type of thin film layer, and etch the first type thin film layer of T1 thickness in other areas to obtain the first type thin film layer of T2 thickness; for the first type of thin film layer of T1 thickness type thin film layer, the second type thin film layer with T2 thickness and the preset area corresponding to the second type thin film layer with T3 thickness are masked, and the second type thin film layer with T3 thickness in other areas is etched to obtain The second type of film layer of T4 thickness.
显然,上述实施例仅仅是为清楚地说明所作的举例,而并非对实施方式的限定。对于所属领域的普通技术人员来说,在上述说明的基础上还可以做出其它不同形式的变化或变动。这里无需也无法对所有的实施方式予以穷举。而由此所引伸出的显而易见的变化或变动仍处于本申请创造的保护范围之中。Apparently, the above-mentioned embodiments are only examples for clear description, rather than limiting the implementation. For those of ordinary skill in the art, on the basis of the above description, other changes or changes in different forms can also be made. It is not necessary and impossible to exhaustively list all the implementation manners here. However, the obvious changes or changes derived therefrom are still within the protection scope of the invention of the present application.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910808692.5A CN110473909B (en) | 2019-08-29 | 2019-08-29 | Standard wafer and its manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910808692.5A CN110473909B (en) | 2019-08-29 | 2019-08-29 | Standard wafer and its manufacturing method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110473909A true CN110473909A (en) | 2019-11-19 |
CN110473909B CN110473909B (en) | 2023-06-09 |
Family
ID=68514045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910808692.5A Active CN110473909B (en) | 2019-08-29 | 2019-08-29 | Standard wafer and its manufacturing method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110473909B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111024017A (en) * | 2019-12-04 | 2020-04-17 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN111024016A (en) * | 2019-12-04 | 2020-04-17 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN112466744A (en) * | 2020-11-17 | 2021-03-09 | 深圳宝铭微电子有限公司 | Novel crystal element and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1157478A (en) * | 1996-02-17 | 1997-08-20 | 台湾茂矽电子股份有限公司 | Preparation method of standard sheet |
CN104716125A (en) * | 2013-12-17 | 2015-06-17 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor film thickness measurement calibration standard sheet and manufacturing method thereof |
-
2019
- 2019-08-29 CN CN201910808692.5A patent/CN110473909B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1157478A (en) * | 1996-02-17 | 1997-08-20 | 台湾茂矽电子股份有限公司 | Preparation method of standard sheet |
CN104716125A (en) * | 2013-12-17 | 2015-06-17 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor film thickness measurement calibration standard sheet and manufacturing method thereof |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111024017A (en) * | 2019-12-04 | 2020-04-17 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN111024016A (en) * | 2019-12-04 | 2020-04-17 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN111024016B (en) * | 2019-12-04 | 2021-10-15 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN111024017B (en) * | 2019-12-04 | 2021-10-15 | 中国电子科技集团公司第十三研究所 | Film thickness sample and preparation method of film thickness sample |
CN112466744A (en) * | 2020-11-17 | 2021-03-09 | 深圳宝铭微电子有限公司 | Novel crystal element and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN110473909B (en) | 2023-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110473909B (en) | Standard wafer and its manufacturing method | |
TWI669765B (en) | Wafer flatness control using a back compensation structure | |
TWI591728B (en) | Semiconductor structure and method of forming same | |
CN106783626A (en) | The manufacture method of thin film transistor (TFT), array base palte and display device | |
WO2022179035A1 (en) | Method for manufacturing semiconductor structure | |
JP2012060152A (en) | Guard ring for improved matching | |
TWI234193B (en) | Method for forming alignment pattern of semiconductor device | |
CN119208296A (en) | Contact hole test structure and manufacturing method thereof, method for detecting over-etching of contact hole and semiconductor device structure | |
TW201232775A (en) | Manufacturing method and apparatus for semiconductor device | |
CN112885772B (en) | Method for manufacturing semiconductor structure | |
CN112735941A (en) | ONO film thickness control method for mass production of wafers, terminal equipment and storage medium | |
CN105826329A (en) | Manufacturing method of array substrate, array substrate and liquid crystal panel | |
TW471163B (en) | Manufacturing method and structure of thin film resistor having a high resistance value | |
CN104716125A (en) | Semiconductor film thickness measurement calibration standard sheet and manufacturing method thereof | |
CN111103767B (en) | Semiconductor device, manufacturing method thereof and electronic equipment | |
US20100068831A1 (en) | Method for wafer trimming for increased device yield | |
CN113725223A (en) | Semiconductor process and semiconductor structure | |
CN113485073A (en) | Method for compensating critical dimension | |
CN113451134B (en) | Method for forming semiconductor device | |
CN112382564B (en) | Method for manufacturing grid electrode | |
CN110544688B (en) | Active array, method for manufacturing active array and random access memory | |
CN113539797B (en) | Semiconductor device and method for manufacturing the same | |
CN104658937B (en) | A kind of method for determining trench VDMOS device gate oxide breakdown voltage | |
TWI226095B (en) | Calibration wafer and manufacturing method thereof | |
KR100499412B1 (en) | Method for measuring CD using capacitance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |