CN109935168A - Substrate substrate and preparation method thereof, array substrate and display device - Google Patents
Substrate substrate and preparation method thereof, array substrate and display device Download PDFInfo
- Publication number
- CN109935168A CN109935168A CN201910238145.8A CN201910238145A CN109935168A CN 109935168 A CN109935168 A CN 109935168A CN 201910238145 A CN201910238145 A CN 201910238145A CN 109935168 A CN109935168 A CN 109935168A
- Authority
- CN
- China
- Prior art keywords
- conductive metal
- metal layer
- insulating layer
- substrate base
- base plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
技术领域technical field
本发明涉及显示技术领域,特别是涉及一种衬底基板及其制备方法、阵列基板以及显示装置。The present invention relates to the field of display technology, in particular to a substrate substrate and a preparation method thereof, an array substrate and a display device.
背景技术Background technique
随着科学技术的不断进步,视觉资讯在人们的生活中的地位越来越重要,因此,承载视觉资讯信息的显示装置,例如电视、电脑、手机、可穿戴设备等,也在人们生活中占据了越来越重要的地位。随着显示技术的不断发展,人们对显示装置也提出了更高的品质需求,例如高屏占比的全面屏等。With the continuous advancement of science and technology, visual information plays an increasingly important role in people's lives. Therefore, display devices that carry visual information information, such as TVs, computers, mobile phones, wearable devices, etc., also occupy an important place in people's lives. an increasingly important position. With the continuous development of display technology, people also put forward higher quality requirements for display devices, such as a full screen with a high screen-to-body ratio.
在传统的显示装置中,驱动电路及其连接线通常设置在显示区域外围的非显示区域中,因此,通常需要设置较大的边框区域进行遮挡,如此,限制了显示装置屏占比的提高。In a conventional display device, the driving circuit and its connection lines are usually arranged in the non-display area around the display area. Therefore, a larger frame area is usually required for shielding, which limits the increase of the screen ratio of the display device.
发明内容SUMMARY OF THE INVENTION
本发明提供一种衬底基板及其制备方法、阵列基板以及显示装置,能够在一定程度上提高现有显示装置的屏占比。The present invention provides a substrate substrate and a preparation method thereof, an array substrate and a display device, which can improve the screen ratio of the existing display device to a certain extent.
为了解决上述问题,本发明公开了一种衬底基板,所述衬底基板包括通孔,所述通孔内沿所述衬底基板第一表面指向所述衬底基板第二表面的方向上,层叠设置有第一绝缘层、导电金属层、第二绝缘层;其中,In order to solve the above problems, the present invention discloses a base substrate, the base substrate includes a through hole, and the through hole is directed in a direction along the first surface of the base substrate to the second surface of the base substrate , a first insulating layer, a conductive metal layer, and a second insulating layer are stacked; wherein,
所述导电金属层沿所述通孔的侧壁延伸至所述衬底基板的第一表面;the conductive metal layer extends to the first surface of the base substrate along the sidewall of the through hole;
所述第二绝缘层设置有延伸至所述导电金属层的过孔;the second insulating layer is provided with vias extending to the conductive metal layer;
所述衬底基板的第一表面与所述衬底基板的第二表面相背。The first surface of the base substrate is opposite the second surface of the base substrate.
可选地,所述第一绝缘层的横截面在所述通孔内为倒梯形或矩形;其中,所述横截面平行于所述衬底基板的厚度方向。Optionally, the cross section of the first insulating layer is an inverted trapezoid or a rectangle in the through hole; wherein, the cross section is parallel to the thickness direction of the base substrate.
可选地,所述通孔与所述导电金属层接触的侧壁与所述衬底基板的厚度方向之间的目标角度小于或等于30度。Optionally, the target angle between the sidewall of the through hole in contact with the conductive metal layer and the thickness direction of the base substrate is less than or equal to 30 degrees.
可选地,所述第二绝缘层的厚度与所述衬底基板的厚度之间的第一厚度比例大于或等于5%,且小于或等于20%。Optionally, a first thickness ratio between the thickness of the second insulating layer and the thickness of the base substrate is greater than or equal to 5% and less than or equal to 20%.
可选地,所述导电金属层的厚度与所述衬底基板的厚度之间的第二厚度比例大于或等于0.1%,且小于或等于1%。Optionally, the second thickness ratio between the thickness of the conductive metal layer and the thickness of the base substrate is greater than or equal to 0.1% and less than or equal to 1%.
可选地,所述导电金属层的厚度大于或等于1微米,且小于或等于10微米。Optionally, the thickness of the conductive metal layer is greater than or equal to 1 micrometer and less than or equal to 10 micrometers.
可选地,所述第一绝缘层的厚度小于或等于所述衬底基板第一表面至所述导电金属层的厚度;Optionally, the thickness of the first insulating layer is less than or equal to the thickness from the first surface of the base substrate to the conductive metal layer;
和/或,and / or,
所述第二绝缘层的厚度小于或等于所述衬底基板第二表面至所述导电金属层的厚度。The thickness of the second insulating layer is less than or equal to the thickness from the second surface of the base substrate to the conductive metal layer.
可选地,所述导电金属层的材料为铜、铝、银、钛中的至少一种。Optionally, the material of the conductive metal layer is at least one of copper, aluminum, silver, and titanium.
可选地,所述第一绝缘层和/或所述第二绝缘层的材料为聚硅氧烷。Optionally, the material of the first insulating layer and/or the second insulating layer is polysiloxane.
可选地,所述衬底基板的材料为硅、玻璃或聚酰亚胺。Optionally, the material of the base substrate is silicon, glass or polyimide.
为了解决上述问题,本发明还公开了一种阵列基板,包括上述衬底基板,以及分别设置在所述衬底基板相背的第一表面和第二表面上的像素电路及驱动电路;其中,所述像素电路与所述驱动电路通过所述第二绝缘层中延伸至所述导电金属层的过孔以及所述导电金属层连接。In order to solve the above problems, the present invention also discloses an array substrate, comprising the above-mentioned base substrate, and pixel circuits and driving circuits respectively disposed on the first surface and the second surface opposite to the base substrate; wherein, The pixel circuit and the driving circuit are connected through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer.
为了解决上述问题,本发明还公开了一种显示装置,包括上述阵列基板。In order to solve the above problems, the present invention also discloses a display device, comprising the above array substrate.
为了解决上述问题,本发明还公开了一种衬底基板的制备方法,包括:In order to solve the above problems, the present invention also discloses a method for preparing a base substrate, comprising:
提供一衬底基板;providing a base substrate;
在所述衬底基板的第一表面上形成第一盲孔;forming a first blind hole on the first surface of the base substrate;
在所述衬底基板的第一表面上形成导电金属层,所述导电金属层覆盖所述第一盲孔的底部及至少部分侧壁;forming a conductive metal layer on the first surface of the base substrate, the conductive metal layer covering the bottom and at least part of the sidewall of the first blind hole;
在位于所述第一盲孔内的所述导电金属层靠近所述衬底基板第一表面的一侧形成第一绝缘层;forming a first insulating layer on the side of the conductive metal layer located in the first blind hole close to the first surface of the base substrate;
在所述衬底基板的与所述第一表面相背的第二表面上形成第二盲孔,所述第一盲孔与所述第二盲孔构成通孔;forming a second blind hole on the second surface of the base substrate opposite to the first surface, the first blind hole and the second blind hole form a through hole;
在所述第二盲孔内形成第二绝缘层,所述第二绝缘层设置有延伸至所述导电金属层的过孔。A second insulating layer is formed in the second blind hole, and the second insulating layer is provided with a via hole extending to the conductive metal layer.
可选地,所述在所述第二盲孔内形成第二绝缘层,包括:Optionally, the forming a second insulating layer in the second blind hole includes:
通过溶液法,在所述第二盲孔内填充第二绝缘层;Filling the second insulating layer in the second blind hole by a solution method;
对所述第二绝缘层进行图案化处理,形成延伸至所述导电金属层的过孔。The second insulating layer is patterned to form vias extending to the conductive metal layer.
可选地,所述在所述衬底基板的第一表面上形成导电金属层,包括:Optionally, the forming a conductive metal layer on the first surface of the base substrate includes:
通过溅射工艺或蒸镀工艺,在所述衬底基板的第一表面、所述第一盲孔的底部及至少部分侧壁形成导电金属层。Through a sputtering process or an evaporation process, a conductive metal layer is formed on the first surface of the base substrate, the bottom of the first blind hole and at least part of the sidewall.
与现有技术相比,本发明包括以下优点:Compared with the prior art, the present invention includes the following advantages:
在本发明实施例中,衬底基板包括通孔,通孔内沿衬底基板第一表面指向衬底基板第二表面的方向上,层叠设置有第一绝缘层、导电金属层、第二绝缘层;其中,导电金属层沿通孔的侧壁延伸至衬底基板的第一表面;第二绝缘层设置有延伸至导电金属层的过孔;衬底基板的第一表面与衬底基板的第二表面相背。在本发明实施例中,位于衬底基板第一表面上的部分导电金属层,可用于连接像素电路和驱动电路中的一者,而从衬底基板第二表面一侧的第二绝缘层过孔底部露出的部分导电金属层,可用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板的一侧制备像素电路,另一侧设置驱动电路,且像素电路与驱动电路可以通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层连接。如此,像素电路和驱动电路可以分别设置在衬底基板相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。In the embodiment of the present invention, the base substrate includes a through hole, and a first insulating layer, a conductive metal layer, and a second insulating layer are stacked in the through hole along a direction from the first surface of the base substrate to the second surface of the base substrate. wherein, the conductive metal layer extends to the first surface of the base substrate along the sidewall of the through hole; the second insulating layer is provided with a via hole extending to the conductive metal layer; The second surface is opposite. In the embodiment of the present invention, a part of the conductive metal layer on the first surface of the base substrate can be used to connect one of the pixel circuit and the driving circuit, and a part of the conductive metal layer on the second surface of the base substrate passes through the second insulating layer on the side of the second surface of the base substrate. Part of the conductive metal layer exposed at the bottom of the hole can be used to connect the other one of the pixel circuit and the driving circuit, so that the pixel circuit can be prepared on one side of the base substrate, and the driving circuit can be arranged on the other side, and the pixel circuit and the driving circuit can be The connection is made through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer. In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased.
附图说明Description of drawings
图1示出了本发明实施例的一种衬底基板的截面示意图;FIG. 1 shows a schematic cross-sectional view of a base substrate according to an embodiment of the present invention;
图2示出了本发明实施例的一种衬底基板第一表面的俯视图;FIG. 2 shows a top view of a first surface of a base substrate according to an embodiment of the present invention;
图3示出了本发明实施例的一种衬底基板第二表面的俯视图;FIG. 3 shows a top view of a second surface of a base substrate according to an embodiment of the present invention;
图4示出了本发明实施例的一种衬底基板的制备方法的步骤流程图;FIG. 4 shows a flow chart of steps of a method for manufacturing a base substrate according to an embodiment of the present invention;
图5示出了本发明实施例的一种形成第一盲孔后的衬底基板示意图;FIG. 5 shows a schematic diagram of a substrate substrate after forming a first blind hole according to an embodiment of the present invention;
图6示出了本发明实施例的一种形成导电金属层后的衬底基板示意图;6 shows a schematic diagram of a base substrate after forming a conductive metal layer according to an embodiment of the present invention;
图7示出了本发明实施例的一种形成第一绝缘层后的衬底基板示意图;FIG. 7 shows a schematic diagram of a base substrate after forming a first insulating layer according to an embodiment of the present invention;
图8示出了本发明实施例的一种形成第二盲孔后的衬底基板示意图;FIG. 8 shows a schematic diagram of a base substrate after forming a second blind hole according to an embodiment of the present invention;
图9示出了本发明实施例的一种形成第二绝缘层后的衬底基板示意图;FIG. 9 shows a schematic diagram of a base substrate after forming a second insulating layer according to an embodiment of the present invention;
图10示出了本发明实施例的一种形成第二绝缘层的过孔后的衬底基板示意图。FIG. 10 shows a schematic diagram of a base substrate after forming a via hole of the second insulating layer according to an embodiment of the present invention.
附图标记说明:Description of reference numbers:
10-衬底基板,11-通孔,12-第一绝缘层,13-导电金属层,14-第二绝缘层,141-过孔,01-第一盲孔,02-第二盲孔。10-substrate, 11-through hole, 12-first insulating layer, 13-conductive metal layer, 14-second insulating layer, 141-via hole, 01-first blind hole, 02-second blind hole.
具体实施方式Detailed ways
为使本发明的上述目的、特征和优点能够更加明显易懂,下面结合附图和具体实施方式对本发明作进一步详细的说明。In order to make the above objects, features and advantages of the present invention more clearly understood, the present invention will be described in further detail below with reference to the accompanying drawings and specific embodiments.
实施例一Example 1
参照图1,示出了本发明实施例一的一种衬底基板的截面示意图,该衬底基板10包括通孔11,通孔11内沿衬底基板第一表面S1指向衬底基板第二表面S2的方向上,层叠设置有第一绝缘层12、导电金属层13、第二绝缘层14。其中,导电金属层13沿通孔10的侧壁延伸至衬底基板10的第一表面S1,也即是导电金属层13至少部分覆盖衬底基板10的第一表面S1;第二绝缘层14设置有延伸至导电金属层13的过孔141,从而导电金属层13可以从过孔141的底部部分露出;衬底基板10的第一表面S1与衬底基板10的第二表面S2相背。在具体应用中,衬底基板10可以包括一个或多个上述通孔11,本发明实施例对此不作具体限定。Referring to FIG. 1 , a schematic cross-sectional view of a base substrate according to Embodiment 1 of the present invention is shown. The base substrate 10 includes a through hole 11 , and the through hole 11 points to the second base substrate along the first surface S1 of the base substrate. In the direction of the surface S2, a first insulating layer 12, a conductive metal layer 13, and a second insulating layer 14 are stacked. The conductive metal layer 13 extends to the first surface S1 of the base substrate 10 along the sidewall of the through hole 10 , that is, the conductive metal layer 13 at least partially covers the first surface S1 of the base substrate 10 ; the second insulating layer 14 A via hole 141 extending to the conductive metal layer 13 is provided so that the conductive metal layer 13 may be exposed from the bottom portion of the via hole 141 ; the first surface S1 of the base substrate 10 faces the second surface S2 of the base substrate 10 . In a specific application, the base substrate 10 may include one or more through holes 11 , which are not specifically limited in this embodiment of the present invention.
在本发明实施例中,衬底基板10的第一表面S1上形成有导电金属层13,这一部分导电金属层13可以用于连接像素电路和驱动电路中的一者。另外,导电金属层13可以从第二绝缘层14的过孔141底部部分露出,也即是导电金属层13可以露出衬底基板10的第二表面S2,而这一部分导电金属层13可以用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板10的一侧制备像素电路,在衬底基板10的另一侧设置驱动电路,且像素电路与驱动电路可以通过第二绝缘层14中延伸至导电金属层13的过孔141以及导电金属层13连接。如此,像素电路和驱动电路可以分别设置在衬底基板10相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。需要说明的是,驱动电路具体可以为用于显示的驱动电路,当然也可以是其他功能的驱动电路,本发明实施例对此不作具体限定。In the embodiment of the present invention, a conductive metal layer 13 is formed on the first surface S1 of the base substrate 10 , and this part of the conductive metal layer 13 can be used to connect one of the pixel circuit and the driving circuit. In addition, the conductive metal layer 13 may be exposed from the bottom portion of the via hole 141 of the second insulating layer 14, that is, the conductive metal layer 13 may be exposed to the second surface S2 of the base substrate 10, and this part of the conductive metal layer 13 may be used for The other one of the pixel circuit and the driver circuit is connected, so that the pixel circuit can be prepared on one side of the base substrate 10, the driver circuit can be provided on the other side of the base substrate 10, and the pixel circuit and the driver circuit can be insulated by the second The vias 141 extending to the conductive metal layer 13 in the layer 14 are connected to the conductive metal layer 13 . In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate 10, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased. It should be noted that the driving circuit may specifically be a driving circuit used for display, and certainly may be a driving circuit with other functions, which is not specifically limited in the embodiment of the present invention.
进一步地,在具体应用中,第一绝缘层12的横截面在通孔11内为倒梯形或矩形,其中,该横截面平行于衬底基板10的厚度方向。对于平行于衬底基板10的厚度方向的第一绝缘层12的任一横截面,其在通孔11内均为倒梯形或矩形,相应的,第一绝缘层12垂直于衬底基板10的厚度方向的横截面在通孔11内即为圆形。第一绝缘层12的横截面在通孔11内为倒梯形时,也即是通孔11与导电金属层13相接触的侧壁可以为斜面,进而后续可以将导电金属层13更加均匀地沉积在通孔11的侧壁上,降低了形成导电金属层13的工艺难度。当然,第一绝缘层12的横截面在通孔11内也可以为矩形,也即是通孔11与导电金属层13相接触的侧壁可以为竖直面,本发明实施例对此不作具体限定。Further, in a specific application, the cross section of the first insulating layer 12 is an inverted trapezoid or a rectangle in the through hole 11 , wherein the cross section is parallel to the thickness direction of the base substrate 10 . For any cross section of the first insulating layer 12 parallel to the thickness direction of the base substrate 10 , it is an inverted trapezoid or a rectangle in the through hole 11 . Correspondingly, the first insulating layer 12 is perpendicular to the base substrate 10 The cross section in the thickness direction is circular in the through hole 11 . When the cross-section of the first insulating layer 12 is an inverted trapezoid in the through hole 11 , that is, the sidewall of the through hole 11 in contact with the conductive metal layer 13 can be inclined, and then the conductive metal layer 13 can be deposited more uniformly subsequently. On the sidewalls of the through holes 11 , the difficulty of forming the conductive metal layer 13 is reduced. Of course, the cross section of the first insulating layer 12 may also be rectangular in the through hole 11 , that is, the side wall of the through hole 11 in contact with the conductive metal layer 13 may be a vertical plane, which is not specified in this embodiment of the present invention. limited.
具体地,通孔11与导电金属层13接触的侧壁与衬底基板10的厚度方向之间的目标角度α小于或等于30度。参照图1,通孔11与导电金属层13接触的侧壁与衬底基板10的厚度方向之间可以形成目标角度α,当目标角度α大于0度时,通孔11与导电金属层13相接触的侧壁即为斜面,第一绝缘层12平行于衬底基板厚度方向的横截面在通孔11内即为倒梯形,当目标角度α等于0度时,通孔11与导电金属层13相接触的侧壁即为竖直面,第一绝缘层12平行于衬底基板厚度方向的横截面在通孔11内即为矩形。在一种优选的实现方式中,通孔11与导电金属层13接触的侧壁与衬底基板10的厚度方向之间的目标角度α可以大于或等于10度,且小于或等于30度,从而更利于导电金属层13在通孔侧壁上更加均匀地沉积。Specifically, the target angle α between the sidewall of the through hole 11 in contact with the conductive metal layer 13 and the thickness direction of the base substrate 10 is less than or equal to 30 degrees. Referring to FIG. 1 , a target angle α may be formed between the side wall of the through hole 11 in contact with the conductive metal layer 13 and the thickness direction of the base substrate 10 . When the target angle α is greater than 0 degrees, the through hole 11 and the conductive metal layer 13 are in phase with each other. The sidewalls in contact are inclined planes, and the cross-section of the first insulating layer 12 parallel to the thickness direction of the base substrate is an inverted trapezoid in the through hole 11 . When the target angle α is equal to 0 degrees, the through hole 11 and the conductive metal layer 13 are formed. The side walls in contact are vertical planes, and the cross-section of the first insulating layer 12 parallel to the thickness direction of the base substrate is rectangular in the through hole 11 . In a preferred implementation manner, the target angle α between the side wall of the through hole 11 in contact with the conductive metal layer 13 and the thickness direction of the base substrate 10 may be greater than or equal to 10 degrees and less than or equal to 30 degrees, so that It is more favorable for the conductive metal layer 13 to be more uniformly deposited on the sidewall of the through hole.
在实际应用中,第二绝缘层14的厚度与衬底基板10的厚度之间的第一厚度比例可以大于或等于5%,且小于或等于20%,相应的,第一绝缘层12与导电金属层13的总厚度与衬底基板10的厚度之间的厚度比例可以大于或等于80%,且小于或等于95%,也即是通孔11容纳第一绝缘层12和导电金属层13的部分深度较深,而通孔11容纳第二绝缘层14的部分深度较浅。由于在衬底基板第二表面S2上设置其他器件的材料层或连接线时,需要使材料层或连接线深入至第二绝缘层14的过孔141底部,并与露出第二绝缘层14的导电金属层13连接,以实现器件之间的导通,因此,若通孔11容纳第二绝缘层14的部分深度较深,则衬底基板第二表面S2上的材料层或连接线需要较大的厚度,以使其能够连接至过孔141底部的导电金属层13,而若通孔11容纳第二绝缘层14的部分深度较浅,则在衬底基板第二表面S2上形成较薄的材料层或连接线即可与过孔141底部的导电金属层13导通,从而降低了后续器件的制备难度。In practical applications, the first thickness ratio between the thickness of the second insulating layer 14 and the thickness of the base substrate 10 may be greater than or equal to 5% and less than or equal to 20%. Correspondingly, the first insulating layer 12 and the conductive The thickness ratio between the total thickness of the metal layer 13 and the thickness of the base substrate 10 may be greater than or equal to 80% and less than or equal to 95%, that is, the through hole 11 accommodates the first insulating layer 12 and the conductive metal layer 13 . A portion of the depth is relatively deep, while a portion of the through hole 11 that accommodates the second insulating layer 14 is relatively shallow. When the material layers or connecting lines of other devices are arranged on the second surface S2 of the base substrate, it is necessary to make the material layers or connecting lines penetrate deep to the bottom of the via holes 141 of the second insulating layer 14 , and make the material layers or connecting lines of the second insulating layer 14 exposed The conductive metal layer 13 is connected to realize conduction between the devices. Therefore, if the depth of the part where the through hole 11 accommodates the second insulating layer 14 is deep, the material layer or the connecting line on the second surface S2 of the base substrate needs to be relatively deep. The thickness is large, so that it can be connected to the conductive metal layer 13 at the bottom of the via hole 141, and if the depth of the part of the via hole 11 that accommodates the second insulating layer 14 is shallow, it is formed on the second surface S2 of the base substrate. The material layer or the connecting wire can be conductive with the conductive metal layer 13 at the bottom of the via hole 141 , thereby reducing the difficulty of fabrication of subsequent devices.
进一步地,在实际应用中,发明人发现,若在衬底基板10的通孔11中全部填充导电金属层13,则通孔11中的导电金属层13会在后续制备像素电路的一些高温工艺中发生膨胀而鼓起,例如CVD(Chemical Vapor Deposition,化学气相沉积)工艺、退火工艺等,从而会对像素结构中的膜层造成挤压,如此,将极易导致像素结构中的膜层破裂,使得显示装置的良率较低。Further, in practical applications, the inventor found that if the conductive metal layer 13 is completely filled in the through hole 11 of the base substrate 10, the conductive metal layer 13 in the through hole 11 will be used in some subsequent high-temperature processes for preparing pixel circuits. Expansion occurs in the pixel structure and bulges, such as CVD (Chemical Vapor Deposition, chemical vapor deposition) process, annealing process, etc., which will squeeze the film layer in the pixel structure, which will easily cause the film layer in the pixel structure to rupture. , so that the yield of the display device is low.
基于上述发现,在具体应用时,导电金属层13的厚度与衬底基板10的厚度之间的第二厚度比例可以大于或等于0.1%,且小于或等于1%。由于导电金属层13的厚度仅为衬底基板厚度的0.1%~1%,因此,导电金属层13的厚度远小于衬底基板10的厚度,也即导电金属层13呈薄片状,从而衬底基板10在后续经历高温工艺时,导电金属层13的膨胀程度较小,进而不会对衬底基板10上的像素结构膜层造成挤压,如此,像素结构膜层不易破裂,进而能够提高显示装置的良率。在实际应用中,导电金属层13的厚度可以大于或等于1微米,且小于或等于10微米。Based on the above findings, in specific applications, the second thickness ratio between the thickness of the conductive metal layer 13 and the thickness of the base substrate 10 may be greater than or equal to 0.1% and less than or equal to 1%. Since the thickness of the conductive metal layer 13 is only 0.1% to 1% of the thickness of the base substrate, the thickness of the conductive metal layer 13 is much smaller than the thickness of the base substrate 10, that is, the conductive metal layer 13 is in the shape of a sheet, so that the substrate When the substrate 10 undergoes a subsequent high-temperature process, the expansion of the conductive metal layer 13 is small, so that the pixel structure film on the base substrate 10 will not be squeezed. In this way, the pixel structure film is not easily broken, thereby improving the display. device yield. In practical applications, the thickness of the conductive metal layer 13 may be greater than or equal to 1 micrometer and less than or equal to 10 micrometers.
另外,第一绝缘层12的厚度可以小于或等于衬底基板第一表面S1至导电金属层13的厚度,和/或,第二绝缘层14的厚度可以小于或等于衬底基板第一表面S2至导电金属层13的厚度。在实际应用中,第一绝缘层12的表面可以略低于衬底基板10的第一表面S1,第二绝缘层14的表面可以略低于衬底基板10的第二表面S2,从而即使导电金属层13在高温工艺下略微发生膨胀,第一绝缘层12与衬底基板第一表面S1之间,以及第二绝缘层14与衬底基板第二表面S2之间也存在一定的高度空间能够进行缓冲,能够进一步避免对衬底基板10上设置的像素结构膜层造成挤压。In addition, the thickness of the first insulating layer 12 may be less than or equal to the thickness of the first surface S1 to the conductive metal layer 13 of the base substrate, and/or the thickness of the second insulating layer 14 may be less than or equal to the thickness of the first surface S2 of the base substrate to the thickness of the conductive metal layer 13 . In practical applications, the surface of the first insulating layer 12 may be slightly lower than the first surface S1 of the base substrate 10 , and the surface of the second insulating layer 14 may be slightly lower than the second surface S2 of the base substrate 10 , so that even if conductive The metal layer 13 expands slightly under the high temperature process, and there is also a certain height space between the first insulating layer 12 and the first surface S1 of the base substrate, and between the second insulating layer 14 and the second surface S2 of the base substrate. By performing buffering, the pixel structure film layer disposed on the base substrate 10 can be further prevented from being squeezed.
如图1所示,在一种实现方式中,通孔11与第二绝缘层14接触的侧壁的外径可以小于通孔11与导电金属层13接触的侧壁的外径,如此,第二绝缘层14可以在厚度较薄的同时,与导电金属层13实现较大面积的接触,从而可以节省第二绝缘层14的用料。另外,在具体应用中,第一绝缘层12的中心、第二绝缘层14的中心及第一绝缘层12与第二绝缘层14之间的导电金属层部分的中心可以在衬底基板10的厚度方向上重叠。As shown in FIG. 1 , in an implementation manner, the outer diameter of the side wall of the through hole 11 in contact with the second insulating layer 14 may be smaller than the outer diameter of the side wall of the through hole 11 in contact with the conductive metal layer 13 . In this way, the first The second insulating layer 14 can achieve a larger area of contact with the conductive metal layer 13 while having a thinner thickness, so that the material used for the second insulating layer 14 can be saved. In addition, in a specific application, the center of the first insulating layer 12 , the center of the second insulating layer 14 , and the center of the conductive metal layer portion between the first insulating layer 12 and the second insulating layer 14 may be at the center of the base substrate 10 . overlap in the thickness direction.
图2示出了本发明实施例一的一种衬底基板第一表面的俯视图,图3示出了本发明实施例一的一种衬底基板第二表面的俯视图,如图2和图3所示,通孔11垂直于衬底基板厚度方向的横截面可以为圆形,当然在实际应用中,也可以为椭圆形等其他形状,本发明实施例对此不作具体限定。FIG. 2 shows a top view of a first surface of a base substrate according to Embodiment 1 of the present invention, and FIG. 3 shows a top view of a second surface of a base substrate according to Embodiment 1 of the present invention, as shown in FIGS. 2 and 3 . As shown, the cross section of the through hole 11 perpendicular to the thickness direction of the base substrate may be circular. Of course, in practical applications, it may also be other shapes such as oval, which are not specifically limited in the embodiment of the present invention.
进一步地,在具体应用中,导电金属层13的材料可以为铜、铝、银、钛中的至少一种,也即是导电金属层13的材料可以为单一金属,也可以为合金,本发明实施例对此不作具体限定。Further, in a specific application, the material of the conductive metal layer 13 can be at least one of copper, aluminum, silver, and titanium, that is, the material of the conductive metal layer 13 can be a single metal or an alloy. The embodiment does not specifically limit this.
另外,在实际应用中,第一绝缘层12和/或第二绝缘层14的材料可以为聚硅氧烷,当然,还可以为其他能够承受高温工艺的有机绝缘材料,本发明实施例对此不作具体限定。需要说明的是,在本发明实施例中所提及的高温工艺,可以是指加工温度大于或等于200摄氏度的工艺。另外,在具体应用时,第一绝缘层12的材料和第二绝缘层14的材料可以相同,也可以不同,对此本发明实施例同样不作具体限定。In addition, in practical applications, the material of the first insulating layer 12 and/or the second insulating layer 14 may be polysiloxane, and of course, may also be other organic insulating materials capable of withstanding high temperature processes. There is no specific limitation. It should be noted that the high temperature process mentioned in the embodiments of the present invention may refer to a process with a processing temperature greater than or equal to 200 degrees Celsius. In addition, in a specific application, the material of the first insulating layer 12 and the material of the second insulating layer 14 may be the same or different, which is also not specifically limited in this embodiment of the present invention.
此外,在本发明实施例中,衬底基板10的材料可以为硅、玻璃或聚酰亚胺,本发明实施例对此不作具体限定。In addition, in the embodiment of the present invention, the material of the base substrate 10 may be silicon, glass or polyimide, which is not specifically limited in the embodiment of the present invention.
需要说明的是,本发明各实施例中所述的厚度,均是指各个结构沿衬底基板厚度方向上的厚度,本发明实施例对于各个结构沿其他方向上的厚度不进行具体限定。It should be noted that the thickness described in each embodiment of the present invention refers to the thickness of each structure along the thickness direction of the base substrate, and the embodiment of the present invention does not specifically limit the thickness of each structure along other directions.
在本发明实施例中,衬底基板包括通孔,通孔内沿衬底基板第一表面指向衬底基板第二表面的方向上,层叠设置有第一绝缘层、导电金属层、第二绝缘层;其中,导电金属层沿通孔的侧壁延伸至衬底基板的第一表面;第二绝缘层设置有延伸至导电金属层的过孔;衬底基板的第一表面与衬底基板的第二表面相背。在本发明实施例中,位于衬底基板第一表面上的部分导电金属层,可用于连接像素电路和驱动电路中的一者,而从衬底基板第二表面一侧的第二绝缘层过孔底部露出的部分导电金属层,可用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板的一侧制备像素电路,另一侧设置驱动电路,且像素电路可以通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层与驱动电路连接。如此,像素电路和驱动电路可以分别设置在衬底基板相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。In the embodiment of the present invention, the base substrate includes a through hole, and a first insulating layer, a conductive metal layer, and a second insulating layer are stacked in the through hole along a direction from the first surface of the base substrate to the second surface of the base substrate. wherein, the conductive metal layer extends to the first surface of the base substrate along the sidewall of the through hole; the second insulating layer is provided with a via hole extending to the conductive metal layer; The second surface is opposite. In the embodiment of the present invention, a part of the conductive metal layer on the first surface of the base substrate can be used to connect one of the pixel circuit and the driving circuit, and a part of the conductive metal layer on the second surface of the base substrate passes through the second insulating layer on the side of the second surface of the base substrate. The part of the conductive metal layer exposed at the bottom of the hole can be used to connect the other one of the pixel circuit and the driving circuit, so that the pixel circuit can be prepared on one side of the base substrate, and the driving circuit can be arranged on the other side, and the pixel circuit can pass through the second side. The via hole in the insulating layer extending to the conductive metal layer and the conductive metal layer are connected with the driving circuit. In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased.
实施例二Embodiment 2
参照图4,示出了本发明实施例二的一种衬底基板的制备方法的步骤流程图,该方法可以包括以下步骤:Referring to FIG. 4 , a flowchart of steps of a method for preparing a base substrate according to Embodiment 2 of the present invention is shown, and the method may include the following steps:
步骤401:提供一衬底基板。Step 401: Provide a base substrate.
在本发明实施例中,首先可以提供一衬底基板10,该衬底基板10可以为硅片衬底基板、玻璃衬底基板或柔性聚酰亚胺(PI)衬底基板等,本发明实施例对此不作具体限定。In the embodiment of the present invention, a base substrate 10 may be provided first, and the base substrate 10 may be a silicon wafer substrate substrate, a glass substrate substrate, or a flexible polyimide (PI) substrate substrate. This example is not specifically limited.
步骤402:在衬底基板的第一表面上形成第一盲孔。Step 402: Form a first blind hole on the first surface of the base substrate.
在本发明实施例中,参照图5,可以通过激光打孔等打孔方式,在衬底基板10的第一表面S1形成第一盲孔01。其中,第一盲孔01可以穿透衬底基板80%~95%的厚度,第一盲孔01的侧壁与衬底基板10的厚度方向之间的目标角度α可以小于或等于30度。In the embodiment of the present invention, referring to FIG. 5 , the first blind hole 01 may be formed on the first surface S1 of the base substrate 10 by a drilling method such as laser drilling. The first blind hole 01 may penetrate 80% to 95% of the thickness of the base substrate, and the target angle α between the sidewall of the first blind hole 01 and the thickness direction of the base substrate 10 may be less than or equal to 30 degrees.
步骤403:在衬底基板的第一表面上形成导电金属层,导电金属层覆盖第一盲孔的底部及至少部分侧壁。Step 403: A conductive metal layer is formed on the first surface of the base substrate, and the conductive metal layer covers the bottom and at least part of the sidewall of the first blind hole.
在本步骤中,可以通过溅射(Sputter)工艺或蒸镀工艺,在衬底基板10第一表面S1、第一盲孔01的底部及至少部分侧壁形成导电金属层13,如图6所示。其中,导电金属层13可以从第一盲孔01的部分或全部侧壁延伸至衬底基板10的第一表面S1。后续在衬底基板第一表面S1上设置的器件可以与位于第一表面S1上的导电金属层部分导通。在实际应用中,导电金属层13的厚度与衬底基板10的厚度之间的厚度比例可以大于或等于0.1%,且小于或等于1%。导电金属层13的厚度可以大于或等于1微米,且小于或等于10微米。导电金属层13的材料可以为铜、铝、银、钛中的至少一种。In this step, a conductive metal layer 13 may be formed on the first surface S1 of the base substrate 10 , the bottom of the first blind hole 01 and at least part of the sidewalls by a sputtering process or an evaporation process, as shown in FIG. 6 . Show. The conductive metal layer 13 may extend from part or all of the sidewalls of the first blind hole 01 to the first surface S1 of the base substrate 10 . Subsequent devices disposed on the first surface S1 of the base substrate may be partially conductive with the conductive metal layer located on the first surface S1. In practical applications, the thickness ratio between the thickness of the conductive metal layer 13 and the thickness of the base substrate 10 may be greater than or equal to 0.1% and less than or equal to 1%. The thickness of the conductive metal layer 13 may be greater than or equal to 1 micrometer and less than or equal to 10 micrometers. The material of the conductive metal layer 13 may be at least one of copper, aluminum, silver, and titanium.
步骤404:在位于第一盲孔内的导电金属层靠近衬底基板第一表面的一侧形成第一绝缘层。Step 404 : forming a first insulating layer on the side of the conductive metal layer located in the first blind hole close to the first surface of the base substrate.
在本步骤中,参照图7,可以通过溶液法,在位于第一盲孔01内的导电金属层13上涂覆第一绝缘层12。其中,第一绝缘层12的厚度可以小于或等于第一盲孔01的厚度与导电金属层13的厚度之间的厚度差值,也即是第一绝缘层12的表面可以低于衬底基板10的第一表面S1,或者与第一表面S1平齐。In this step, referring to FIG. 7 , the first insulating layer 12 may be coated on the conductive metal layer 13 located in the first blind hole 01 by a solution method. The thickness of the first insulating layer 12 may be less than or equal to the thickness difference between the thickness of the first blind hole 01 and the thickness of the conductive metal layer 13 , that is, the surface of the first insulating layer 12 may be lower than the base substrate The first surface S1 of 10, or is flush with the first surface S1.
另外,在实际应用中,第一绝缘层12的材料可以为聚硅氧烷等能够承受高温工艺的有机绝缘材料,本发明实施例对此不作具体限定。In addition, in practical applications, the material of the first insulating layer 12 may be an organic insulating material such as polysiloxane that can withstand a high temperature process, which is not specifically limited in the embodiment of the present invention.
步骤405:在衬底基板的与第一表面相背的第二表面上形成第二盲孔,第一盲孔与第二盲孔构成通孔。Step 405 : forming a second blind hole on the second surface of the base substrate opposite to the first surface, and the first blind hole and the second blind hole form a through hole.
在本发明实施例中,如图8所示,可以通过激光打孔等打孔方式,在与衬底基板第一表面S1相背的衬底基板第二表面S2上形成第二盲孔02。其中,第二盲孔02可以穿透衬底基板5%~20%的厚度。其中,第二盲孔02可以延伸至第一盲孔01,从而与第一盲孔01构成通孔,相应的,第二盲孔02的底部即为导电金属层13,从而导电金属层13可以从第二盲孔02露出。In the embodiment of the present invention, as shown in FIG. 8 , the second blind hole 02 may be formed on the second surface S2 of the base substrate opposite to the first surface S1 of the base substrate by drilling holes such as laser drilling. Wherein, the second blind hole 02 may penetrate 5% to 20% of the thickness of the base substrate. Wherein, the second blind hole 02 can extend to the first blind hole 01, thereby forming a through hole with the first blind hole 01. Correspondingly, the bottom of the second blind hole 02 is the conductive metal layer 13, so the conductive metal layer 13 can exposed from the second blind hole 02 .
步骤406:在第二盲孔内形成第二绝缘层,第二绝缘层设置有延伸至导电金属层的过孔。Step 406 : forming a second insulating layer in the second blind hole, and the second insulating layer is provided with a via hole extending to the conductive metal layer.
在本步骤中,参照图9,可以通过溶液法,在第二盲孔02内填充第二绝缘层14,以使第二绝缘层14覆盖第二盲孔02的底部和至少部分侧壁,然后如图10所示,可以对第二绝缘层14进行图案化处理,形成延伸至导电金属层13的过孔141,也即是可以露出第二盲孔02底部的部分导电金属层13,过孔141的底部即为导电金属层13。后续在衬底基板第二表面S2上设置的器件可以与露出第二绝缘层过孔141的导电金属层部分导通,从而衬底基板第一表面S1上设置的器件,可以通过第二绝缘层14中延伸至导电金属层13的过孔141以及导电金属层13与衬底基板第二表面S2上设置的器件连接。In this step, referring to FIG. 9 , the second insulating layer 14 may be filled in the second blind hole 02 by a solution method, so that the second insulating layer 14 covers the bottom and at least part of the sidewall of the second blind hole 02 , and then As shown in FIG. 10 , the second insulating layer 14 can be patterned to form via holes 141 extending to the conductive metal layer 13 , that is, part of the conductive metal layer 13 at the bottom of the second blind hole 02 can be exposed. The bottom of 141 is the conductive metal layer 13 . Subsequent devices disposed on the second surface S2 of the base substrate can be electrically connected to the conductive metal layer part exposing the via holes 141 of the second insulating layer, so that the devices disposed on the first surface S1 of the base substrate can pass through the second insulating layer. The vias 141 extending to the conductive metal layer 13 in 14 and the conductive metal layer 13 are connected to the devices provided on the second surface S2 of the base substrate.
在实际应用中,第二绝缘层14的厚度可以小于或等于第二盲孔02的深度,也即是第二绝缘层14的表面可以低于衬底基板10的第二表面S2,或者与衬底基板10的第二表面S2平齐。另外,在实际应用中,第二绝缘层14的材料也可以为聚硅氧烷等能够承受高温工艺的有机绝缘材料,本发明实施例对此不作具体限定。In practical applications, the thickness of the second insulating layer 14 may be less than or equal to the depth of the second blind hole 02 , that is, the surface of the second insulating layer 14 may be lower than the second surface S2 of the base substrate 10 , or the same as the lining The second surface S2 of the base substrate 10 is flush. In addition, in practical applications, the material of the second insulating layer 14 may also be an organic insulating material such as polysiloxane that can withstand a high temperature process, which is not specifically limited in the embodiment of the present invention.
在实际应用中,如图3所示,第二绝缘层14的过孔141在垂直于衬底基板厚度方向上的横截面可以为圆形,当然也可以为其他形状,且过孔141的中心与第二盲孔02的中心在衬底基板厚度方向上可以重叠,当然也可以不重叠,本发明实施例对此不作具体限定。In practical applications, as shown in FIG. 3 , the cross-section of the via hole 141 of the second insulating layer 14 in the direction perpendicular to the thickness of the base substrate may be circular, or of course other shapes, and the center of the via hole 141 The center of the second blind hole 02 may overlap in the thickness direction of the base substrate, and of course may not overlap, which is not specifically limited in this embodiment of the present invention.
进一步地,可以在衬底基板10的第一表面S1上进行像素电路的制备,以及在衬底基板10的第二表面S2上进行驱动电路的制备,当然,也可以在衬底基板10的第二表面S2上进行像素电路的制备,以及在衬底基板10的第一表面S1上进行驱动电路的制备,本发明实施例对此不作具体限定。Further, the pixel circuits can be prepared on the first surface S1 of the base substrate 10 , and the driving circuits can be prepared on the second surface S2 of the base substrate 10 . Of course, the first surface S2 of the base substrate 10 can also be prepared Pixel circuits are prepared on the two surfaces S2 , and driving circuits are prepared on the first surface S1 of the base substrate 10 , which are not specifically limited in the embodiment of the present invention.
在本发明实施例中,首先可以提供一衬底基板,然后在衬底基板的第一表面上形成第一盲孔,在衬底基板的第一表面上形成导电金属层,导电金属层覆盖第一盲孔的底部及侧壁,之后可以在位于第一盲孔内的导电金属层靠近衬底基板第一表面的一侧形成第一绝缘层,进而可以在衬底基板的与第一表面相背的第二表面上形成第二盲孔,第一盲孔与第二盲孔构成通孔,之后可以在第二盲孔内形成第二绝缘层,第二绝缘层设置有延伸至导电金属层的过孔。在本发明实施例中,位于衬底基板第一表面上的部分导电金属层,可用于连接像素电路和驱动电路中的一者,而从衬底基板第二表面一侧的第二绝缘层过孔底部露出的部分导电金属层,可用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板的一侧制备像素电路,另一侧设置驱动电路,且像素电路与驱动电路可以通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层连接。如此,像素电路和驱动电路可以分别设置在衬底基板相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。In the embodiment of the present invention, a base substrate may be provided first, then a first blind hole is formed on the first surface of the base substrate, a conductive metal layer is formed on the first surface of the base substrate, and the conductive metal layer covers the first surface of the base substrate. The bottom and sidewall of a blind hole, then a first insulating layer can be formed on the side of the conductive metal layer located in the first blind hole close to the first surface of the base substrate, and then a first insulating layer can be formed on the side of the base substrate opposite to the first surface A second blind hole is formed on the second surface of the back, the first blind hole and the second blind hole form a through hole, and then a second insulating layer can be formed in the second blind hole, and the second insulating layer is provided with extending to the conductive metal layer. vias. In the embodiment of the present invention, a part of the conductive metal layer on the first surface of the base substrate can be used to connect one of the pixel circuit and the driving circuit, and a part of the conductive metal layer on the second surface of the base substrate passes through the second insulating layer on the side of the second surface of the base substrate. Part of the conductive metal layer exposed at the bottom of the hole can be used to connect the other one of the pixel circuit and the driving circuit, so that the pixel circuit can be prepared on one side of the base substrate, and the driving circuit can be arranged on the other side, and the pixel circuit and the driving circuit can be The connection is made through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer. In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased.
实施例三Embodiment 3
本发明实施例还公开了一种阵列基板,包括上述衬底基板,以及分别设置在衬底基板相背的第一表面和第二表面上的像素电路及驱动电路;其中,像素电路与驱动电路通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层连接。An embodiment of the present invention further discloses an array substrate, comprising the above-mentioned base substrate, and a pixel circuit and a driving circuit respectively disposed on a first surface and a second surface opposite to the base substrate; wherein the pixel circuit and the driving circuit are The connection is made through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer.
在本发明实施例中,阵列基板包括衬底基板,衬底基板包括通孔,通孔内沿衬底基板第一表面指向衬底基板第二表面的方向上,层叠设置有第一绝缘层、导电金属层、第二绝缘层;其中,导电金属层沿通孔的侧壁延伸至衬底基板的第一表面;第二绝缘层设置有延伸至导电金属层的过孔;衬底基板的第一表面与衬底基板的第二表面相背。在本发明实施例中,位于衬底基板第一表面上的部分导电金属层,可用于连接像素电路和驱动电路中的一者,而从衬底基板第二表面一侧的第二绝缘层过孔底部露出的部分导电金属层,可用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板的一侧制备像素电路,另一侧设置驱动电路,且像素电路与驱动电路可以通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层连接。如此,像素电路和驱动电路可以分别设置在衬底基板相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。In the embodiment of the present invention, the array substrate includes a base substrate, the base substrate includes a through hole, and the through hole is provided with a first insulating layer, A conductive metal layer and a second insulating layer; wherein, the conductive metal layer extends to the first surface of the base substrate along the sidewall of the through hole; the second insulating layer is provided with a via hole extending to the conductive metal layer; A surface is opposite the second surface of the base substrate. In the embodiment of the present invention, a part of the conductive metal layer on the first surface of the base substrate can be used to connect one of the pixel circuit and the driving circuit, and a part of the conductive metal layer on the second surface of the base substrate passes through the second insulating layer on the side of the second surface of the base substrate. Part of the conductive metal layer exposed at the bottom of the hole can be used to connect the other one of the pixel circuit and the driving circuit, so that the pixel circuit can be prepared on one side of the base substrate, and the driving circuit can be arranged on the other side, and the pixel circuit and the driving circuit can be The connection is made through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer. In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased.
实施例四Embodiment 4
本发明实施例还公开了一种显示装置,包括上述阵列基板。An embodiment of the present invention further discloses a display device, comprising the above-mentioned array substrate.
在本发明实施例中,显示装置可以为:液晶显示面板、电子纸、OLED(OrganicLight-Emitting Diode,有机发光二极管)面板、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。In the embodiment of the present invention, the display device may be: liquid crystal display panel, electronic paper, OLED (Organic Light-Emitting Diode, organic light emitting diode) panel, mobile phone, tablet computer, television, monitor, notebook computer, digital photo frame, navigator Any product or component with display function.
在本发明实施例中,显示装置的阵列基板包括衬底基板,衬底基板包括通孔,通孔内沿衬底基板第一表面指向衬底基板第二表面的方向上,层叠设置有第一绝缘层、导电金属层、第二绝缘层;其中,导电金属层沿通孔的侧壁延伸至衬底基板的第一表面;第二绝缘层设置有延伸至导电金属层的过孔;衬底基板的第一表面与衬底基板的第二表面相背。在本发明实施例中,位于衬底基板第一表面上的部分导电金属层,可用于连接像素电路和驱动电路中的一者,而从衬底基板第二表面一侧的第二绝缘层过孔底部露出的部分导电金属层,可用于连接像素电路和驱动电路中的另一者,从而可以在衬底基板的一侧制备像素电路,另一侧设置驱动电路,且像素电路与驱动电路可以通过第二绝缘层中延伸至导电金属层的过孔以及导电金属层连接。如此,像素电路和驱动电路可以分别设置在衬底基板相背的两个表面,因此无需设置边框区域进行遮挡,从而可以减小显示装置的边框区域,进而能够提高显示装置的屏占比。In the embodiment of the present invention, the array substrate of the display device includes a base substrate, the base substrate includes a through hole, and the through hole is arranged in a direction along the first surface of the base substrate toward the second surface of the base substrate, and a first an insulating layer, a conductive metal layer, and a second insulating layer; wherein, the conductive metal layer extends to the first surface of the base substrate along the sidewall of the through hole; the second insulating layer is provided with a via hole extending to the conductive metal layer; the substrate The first surface of the substrate is opposite the second surface of the base substrate. In the embodiment of the present invention, a part of the conductive metal layer on the first surface of the base substrate can be used to connect one of the pixel circuit and the driving circuit, and a part of the conductive metal layer on the second surface of the base substrate passes through the second insulating layer on the side of the second surface of the base substrate. Part of the conductive metal layer exposed at the bottom of the hole can be used to connect the other one of the pixel circuit and the driving circuit, so that the pixel circuit can be prepared on one side of the base substrate, and the driving circuit can be arranged on the other side, and the pixel circuit and the driving circuit can be The connection is made through a via hole extending to the conductive metal layer in the second insulating layer and the conductive metal layer. In this way, the pixel circuit and the driving circuit can be respectively disposed on two opposite surfaces of the base substrate, so there is no need to provide a frame area for shielding, so that the frame area of the display device can be reduced, and the screen ratio of the display device can be increased.
对于前述的各方法实施例,为了简单描述,故将其都表述为一系列的动作组合,但是本领域技术人员应该知悉,本发明并不受所描述的动作顺序的限制,因为依据本发明,某些步骤可以采用其他顺序或者同时进行。其次,本领域技术人员也应该知悉,说明书中所描述的实施例均属于优选实施例,所涉及的动作和模块并不一定是本发明所必须的。For the foregoing method embodiments, for the sake of simple description, they are all expressed as a series of action combinations, but those skilled in the art should know that the present invention is not limited by the described action sequence, because according to the present invention, Certain steps may be performed in other orders or simultaneously. Secondly, those skilled in the art should also know that the embodiments described in the specification are all preferred embodiments, and the actions and modules involved are not necessarily required by the present invention.
本说明书中的各个实施例均采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似的部分互相参见即可。The various embodiments in this specification are described in a progressive manner, and each embodiment focuses on the differences from other embodiments, and the same and similar parts between the various embodiments may be referred to each other.
最后,还需要说明的是,在本文中,诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来,而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且,术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含,从而使得包括一系列要素的过程、方法、商品或者设备不仅包括那些要素,而且还包括没有明确列出的其他要素,或者是还包括为这种过程、方法、商品或者设备所固有的要素。在没有更多限制的情况下,由语句“包括一个……”限定的要素,并不排除在包括所述要素的过程、方法、商品或者设备中还存在另外的相同要素。Finally, it should also be noted that in this document, relational terms such as first and second are used only to distinguish one entity or operation from another, and do not necessarily require or imply these entities or that there is any such actual relationship or sequence between operations. Furthermore, the terms "comprising", "comprising" or any other variation thereof are intended to encompass a non-exclusive inclusion such that a process, method, article of manufacture or device comprising a list of elements includes not only those elements, but also includes not explicitly listed or other elements inherent to such a process, method, commodity or apparatus. Without further limitation, an element qualified by the phrase "comprising a..." does not preclude the presence of additional identical elements in the process, method, article of manufacture, or device that includes the element.
以上对本发明所提供的一种衬底基板及其制备方法、阵列基板以及显示装置,进行了详细介绍,本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的方法及其核心思想;同时,对于本领域的一般技术人员,依据本发明的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本发明的限制。A substrate substrate and a preparation method thereof, an array substrate and a display device provided by the present invention have been described above in detail. In this paper, specific examples are used to illustrate the principles and implementations of the present invention. It is only used to help understand the method of the present invention and its core idea; at the same time, for those of ordinary skill in the art, according to the idea of the present invention, there will be changes in the specific embodiments and application scope. In summary, The contents of this specification should not be construed as limiting the present invention.
Claims (15)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910238145.8A CN109935168B (en) | 2019-03-27 | 2019-03-27 | Substrate substrate and preparation method thereof, array substrate and display device |
PCT/CN2020/074976 WO2020192286A1 (en) | 2019-03-27 | 2020-02-13 | Substrate and preparation method therefor, and array substrate and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910238145.8A CN109935168B (en) | 2019-03-27 | 2019-03-27 | Substrate substrate and preparation method thereof, array substrate and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109935168A true CN109935168A (en) | 2019-06-25 |
CN109935168B CN109935168B (en) | 2021-02-26 |
Family
ID=66988381
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910238145.8A Expired - Fee Related CN109935168B (en) | 2019-03-27 | 2019-03-27 | Substrate substrate and preparation method thereof, array substrate and display device |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109935168B (en) |
WO (1) | WO2020192286A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020192286A1 (en) * | 2019-03-27 | 2020-10-01 | 京东方科技集团股份有限公司 | Substrate and preparation method therefor, and array substrate and display device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112770405B (en) | 2019-11-04 | 2023-06-20 | 维沃移动通信有限公司 | Method and equipment for transmission |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000252470A (en) * | 1999-02-25 | 2000-09-14 | Sony Corp | Semiconductor device and manufacturing method thereof |
US6214728B1 (en) * | 1998-11-20 | 2001-04-10 | Chartered Semiconductor Manufacturing, Ltd. | Method to encapsulate copper plug for interconnect metallization |
CN1890788A (en) * | 2003-12-02 | 2007-01-03 | 株式会社半导体能源研究所 | Electronic appliance, and semiconductor apparatus and formation method therefor |
CN1941340A (en) * | 2005-09-29 | 2007-04-04 | 三洋电机株式会社 | Semiconductor device and manufacturing method of the same |
CN101308845A (en) * | 2007-05-16 | 2008-11-19 | 索尼株式会社 | Semiconductor device and manufacturing method thereof |
CN103377990A (en) * | 2012-04-18 | 2013-10-30 | 中芯国际集成电路制造(上海)有限公司 | Through-silicon-via structure |
CN103594414A (en) * | 2012-08-17 | 2014-02-19 | 华邦电子股份有限公司 | Trench isolation structure and forming method thereof |
CN105845663A (en) * | 2015-01-12 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacturing method therefor, and electronic device |
CN106409796A (en) * | 2016-10-25 | 2017-02-15 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof, display device and manufacturing method thereof |
CN106681067A (en) * | 2016-12-20 | 2017-05-17 | 深圳市华星光电技术有限公司 | Display device |
CN207124195U (en) * | 2017-09-04 | 2018-03-20 | 京东方科技集团股份有限公司 | A kind of OLED display panel and OLED display |
CN108172698A (en) * | 2016-12-07 | 2018-06-15 | 佳能株式会社 | Display device and manufacturing method thereof |
CN108535928A (en) * | 2018-04-13 | 2018-09-14 | 京东方科技集团股份有限公司 | A kind of array substrate and preparation method thereof, display panel and display device |
WO2018221256A1 (en) * | 2017-05-29 | 2018-12-06 | 株式会社ジャパンディスプレイ | Display device |
CN109244086A (en) * | 2018-09-29 | 2019-01-18 | 京东方科技集团股份有限公司 | A kind of array substrate and preparation method thereof, display panel, display device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4825259B2 (en) * | 2008-11-28 | 2011-11-30 | 三菱電機株式会社 | Power semiconductor module and manufacturing method thereof |
CN109524421B (en) * | 2019-01-04 | 2024-06-18 | 京东方科技集团股份有限公司 | Transfer substrate and manufacturing method thereof, array substrate and display device |
CN109935168B (en) * | 2019-03-27 | 2021-02-26 | 京东方科技集团股份有限公司 | Substrate substrate and preparation method thereof, array substrate and display device |
-
2019
- 2019-03-27 CN CN201910238145.8A patent/CN109935168B/en not_active Expired - Fee Related
-
2020
- 2020-02-13 WO PCT/CN2020/074976 patent/WO2020192286A1/en active Application Filing
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6214728B1 (en) * | 1998-11-20 | 2001-04-10 | Chartered Semiconductor Manufacturing, Ltd. | Method to encapsulate copper plug for interconnect metallization |
JP2000252470A (en) * | 1999-02-25 | 2000-09-14 | Sony Corp | Semiconductor device and manufacturing method thereof |
CN1890788A (en) * | 2003-12-02 | 2007-01-03 | 株式会社半导体能源研究所 | Electronic appliance, and semiconductor apparatus and formation method therefor |
CN1941340A (en) * | 2005-09-29 | 2007-04-04 | 三洋电机株式会社 | Semiconductor device and manufacturing method of the same |
CN101308845A (en) * | 2007-05-16 | 2008-11-19 | 索尼株式会社 | Semiconductor device and manufacturing method thereof |
CN103377990A (en) * | 2012-04-18 | 2013-10-30 | 中芯国际集成电路制造(上海)有限公司 | Through-silicon-via structure |
CN103594414A (en) * | 2012-08-17 | 2014-02-19 | 华邦电子股份有限公司 | Trench isolation structure and forming method thereof |
CN105845663A (en) * | 2015-01-12 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacturing method therefor, and electronic device |
CN106409796A (en) * | 2016-10-25 | 2017-02-15 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof, display device and manufacturing method thereof |
CN108172698A (en) * | 2016-12-07 | 2018-06-15 | 佳能株式会社 | Display device and manufacturing method thereof |
CN106681067A (en) * | 2016-12-20 | 2017-05-17 | 深圳市华星光电技术有限公司 | Display device |
WO2018221256A1 (en) * | 2017-05-29 | 2018-12-06 | 株式会社ジャパンディスプレイ | Display device |
CN207124195U (en) * | 2017-09-04 | 2018-03-20 | 京东方科技集团股份有限公司 | A kind of OLED display panel and OLED display |
CN108535928A (en) * | 2018-04-13 | 2018-09-14 | 京东方科技集团股份有限公司 | A kind of array substrate and preparation method thereof, display panel and display device |
CN109244086A (en) * | 2018-09-29 | 2019-01-18 | 京东方科技集团股份有限公司 | A kind of array substrate and preparation method thereof, display panel, display device |
Non-Patent Citations (1)
Title |
---|
彼得·拉姆: "《晶圆键合手册》", 30 November 2016, 国防工业出版社 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020192286A1 (en) * | 2019-03-27 | 2020-10-01 | 京东方科技集团股份有限公司 | Substrate and preparation method therefor, and array substrate and display device |
Also Published As
Publication number | Publication date |
---|---|
CN109935168B (en) | 2021-02-26 |
WO2020192286A1 (en) | 2020-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11121201B2 (en) | Display device | |
US12262609B2 (en) | Display substrate, manufacturing method and display device | |
US10923508B2 (en) | Array substrate and manufacturing method therefor, display panel, and display device | |
US11222939B2 (en) | Display panel, display device and method for manufacturing display panel | |
WO2018176760A1 (en) | Flexible display panel, display device, and method for manufacturing flexible display panel | |
CN107302030B (en) | Display device | |
WO2018176740A1 (en) | Flexible display panel, display device, and method for manufacturing flexible display panel | |
CN106684243A (en) | Flexible display panel and display device | |
WO2018218971A1 (en) | Display panel, display device and method for manufacturing display panel | |
CN205384420U (en) | Display substrate and display device | |
CN108281475B (en) | Display panel, method for manufacturing the same, and display device | |
US11526241B2 (en) | Flexible substrate, touch display substrate, manufacturing methods thereof, and touch display device | |
US20180047752A1 (en) | Array substrate, method for manufacturing the same and display device | |
CN109935168B (en) | Substrate substrate and preparation method thereof, array substrate and display device | |
WO2019184591A1 (en) | Heat dissipation device for display panel, manufacturing method thereof, and display device | |
CN109768054B (en) | Array substrate and display screen | |
CN108415198B (en) | Array substrate, display device and preparation method thereof | |
WO2019114357A1 (en) | Array substrate, manufacturing method therefor, and display device | |
WO2021227668A1 (en) | Display module and display apparatus | |
CN109524421B (en) | Transfer substrate and manufacturing method thereof, array substrate and display device | |
CN108597648A (en) | A kind of patterned electrode layer, the patterning method of electrode layer, display device | |
WO2019218822A1 (en) | Thin-film transistor and manufacturing method therefor, array substrate, and display device | |
KR20220140641A (en) | Semiconductor device and manufacturing method, 3D integrated circuit | |
CN105845692A (en) | Display substrate, display apparatus and manufacture method of display substrate | |
CN113241357B (en) | Display panel, display device and method for manufacturing display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210226 |
|
CF01 | Termination of patent right due to non-payment of annual fee |