[go: up one dir, main page]

CN107978631B - Thin film transistor film layer, manufacturing method and device - Google Patents

Thin film transistor film layer, manufacturing method and device Download PDF

Info

Publication number
CN107978631B
CN107978631B CN201711447966.XA CN201711447966A CN107978631B CN 107978631 B CN107978631 B CN 107978631B CN 201711447966 A CN201711447966 A CN 201711447966A CN 107978631 B CN107978631 B CN 107978631B
Authority
CN
China
Prior art keywords
film layer
film
patterned
coating
positive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711447966.XA
Other languages
Chinese (zh)
Other versions
CN107978631A (en
Inventor
陈龙龙
张建华
李痛快
李喜峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Shanghai for Science and Technology
Original Assignee
University of Shanghai for Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Shanghai for Science and Technology filed Critical University of Shanghai for Science and Technology
Priority to CN201711447966.XA priority Critical patent/CN107978631B/en
Publication of CN107978631A publication Critical patent/CN107978631A/en
Application granted granted Critical
Publication of CN107978631B publication Critical patent/CN107978631B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment

Landscapes

  • Thin Film Transistor (AREA)

Abstract

The invention discloses a thin film transistor film layer, a manufacturing method and a device. The film comprises a first film layer, a second film layer, a third film layer, a fifth film layer, a first patterned film layer and a second patterned film layer, wherein the second film layer is arranged on the first film layer, the third film layer is arranged on the second film layer, the fifth film layer is arranged on the third film layer, the first patterned film layer is arranged on the fifth film layer, and the second patterned film layer is arranged on the first patterned film layer. The second patterned film layer in the film layer structure, the manufacturing method and the device is obtained by directly arranging the second patterned film layer on the basis of the first patterned film layer, and complex processes such as spin-coating photoetching and wet etching are not needed, so that the process period is shortened, and the cost for manufacturing the thin film transistor is reduced.

Description

一种薄膜晶体管膜层、制造方法和装置A thin film transistor film layer, manufacturing method and device

技术领域Technical Field

本发明涉及晶体管制造领域,特别是涉及一种薄膜晶体管膜层、制造方法和装置。The present invention relates to the field of transistor manufacturing, and in particular to a thin film transistor film layer, a manufacturing method and a device.

背景技术Background technique

目前,在液晶显示、有机电致发光、触摸屏等领域的实际应用中,均需要使用到薄膜晶体管控制像素的开启和关闭,因此高性能、低成本的薄膜晶体管一直是众多研究者不断攀登的高峰。而薄膜晶体管的制造中电极层和绝缘层的图案化过程复杂,需要通过五次的光刻、刻蚀工艺制作完成。因此,提高膜层的图案化就能迅速的制备薄膜晶体管。传统的图案化过程包括:(1)在清洗干净的玻璃基板上溅射膜层;(2)旋涂光刻胶并进行前烘;(3)使用光刻设备和掩模板对光刻胶曝光使其部分变性,易溶解于显影液;(4)利用显影液溶解部分光刻胶使膜层特定位置裸露出来,以进行刻蚀,(5)使用相应刻蚀液刻蚀裸露出的膜层,而未裸露的膜层不受影响;(6)去除光刻胶,完成膜层的图案化。传统的方法制作薄膜晶体管膜层的方法经过至少5次光刻和刻蚀工艺实现图案化,工艺周期长、生产成本高昂。而刻蚀工艺是目前实现电极、有源层和绝缘层等图案化的必需工艺,可采用湿法刻蚀或干法刻蚀,但两种方法都存在不足,如干法刻蚀设备要求较高,成本也较高;而湿法刻蚀使用化学试剂存在一定环境危害性,以及对人体的潜在损伤。At present, in the practical applications of liquid crystal display, organic electroluminescence, touch screen and other fields, thin film transistors are required to control the opening and closing of pixels. Therefore, high-performance and low-cost thin film transistors have always been the peak that many researchers have been climbing. However, the patterning process of the electrode layer and the insulating layer in the manufacture of thin film transistors is complicated and needs to be completed through five photolithography and etching processes. Therefore, improving the patterning of the film layer can quickly prepare thin film transistors. The traditional patterning process includes: (1) sputtering the film layer on a clean glass substrate; (2) spin coating photoresist and pre-baking; (3) using photolithography equipment and mask templates to expose the photoresist to partially denature it and make it easy to dissolve in the developer; (4) using the developer to dissolve part of the photoresist to expose a specific position of the film layer for etching; (5) using the corresponding etching solution to etch the exposed film layer, while the unexposed film layer is not affected; (6) removing the photoresist to complete the patterning of the film layer. The traditional method of making thin film transistor film layers is to achieve patterning through at least 5 photolithography and etching processes, which has a long process cycle and high production cost. The etching process is currently an essential process for achieving patterning of electrodes, active layers and insulating layers. Wet etching or dry etching can be used, but both methods have shortcomings. For example, dry etching requires higher equipment and is more expensive; wet etching uses chemical reagents, which poses certain environmental hazards and potential damage to the human body.

因此,如何提供一种缩短工艺周期、降低制造薄膜晶体管成本以及对人身体安全的薄膜晶体管膜层、制造方法和装置,成为本领域技术人员亟需解决的技术问题。Therefore, how to provide a thin film transistor film layer, manufacturing method and device that shortens the process cycle, reduces the cost of manufacturing thin film transistors and is safe for the human body has become a technical problem that technical personnel in this field urgently need to solve.

发明内容Summary of the invention

本发明的目的是提供一种成膜成本低、刻蚀工艺次数少、对人身体安全的薄膜晶体管膜层、制造方法和装置。The object of the present invention is to provide a thin film transistor film layer, a manufacturing method and a device which have low film forming cost, fewer etching processes and are safe for the human body.

为实现上述目的,本发明提供了如下方案:To achieve the above object, the present invention provides the following solutions:

一种薄膜晶体管膜层,所述膜层包括:第一膜层、第二膜层、第三膜层、第五膜层、第一图案化膜层和第二图案化膜层,所述第一膜层上设置有所述第二膜层,所述第二膜层上设置有所述第三膜层,所述第三膜层上设置有所述第五膜层,所述第五膜层上设置有所述第一图案化膜层,所述第一图案化膜层上设置有所述第二图案化膜层。A thin film transistor film layer, the film layer comprising: a first film layer, a second film layer, a third film layer, a fifth film layer, a first patterned film layer and a second patterned film layer, the second film layer is arranged on the first film layer, the third film layer is arranged on the second film layer, the fifth film layer is arranged on the third film layer, the first patterned film layer is arranged on the fifth film layer, and the second patterned film layer is arranged on the first patterned film layer.

可选的,所述膜层还包括第四膜层,所述第四膜层位于所述第三膜层上,所述第四膜层用于溶解显影液得到所述第五膜层。Optionally, the film layer further includes a fourth film layer, the fourth film layer is located on the third film layer, and the fourth film layer is used to dissolve the developer to obtain the fifth film layer.

为实现上述目的,本发明还提供了如下方案:To achieve the above object, the present invention also provides the following solution:

一种薄膜晶体管膜层的制造方法,所述膜层的制造方法包括:A method for manufacturing a thin film transistor film layer, the method comprising:

在清洗干净的玻璃基板上溅射第一膜层;sputtering a first film layer on a cleaned glass substrate;

在所述第一膜层上涂覆正/负极性材料得到第二膜层;Coating a positive/negative polarity material on the first film layer to obtain a second film layer;

在所述第二膜层上旋涂光刻胶并进行前烘形成正极性材料的第三膜层;Spin-coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive polarity material;

对所述第三膜层进行曝光得到变性的第四膜层,使所述第四膜层能够溶解于显影液;exposing the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developer;

利用显影液溶解所述光刻胶得到间隔裸露的第五膜层;Dissolving the photoresist with a developer to obtain a fifth film layer with exposed intervals;

利用刻蚀液刻蚀所述第五膜层中的裸露部分;Etching the exposed portion of the fifth film layer using an etching solution;

去除所述光刻胶,得到第一图案化膜层;removing the photoresist to obtain a first patterned film layer;

在所述第一图案化膜层上旋涂负/正极性材料得到第二图案化膜层。A negative/positive polarity material is spin-coated on the first patterned film layer to obtain a second patterned film layer.

可选的,所述在所述第一膜层上涂覆正/负极性材料得到第二膜层,所述涂覆方法包括旋涂法、刮涂法和滴涂法。Optionally, the second film layer is obtained by coating a positive/negative polarity material on the first film layer, and the coating method includes spin coating, blade coating and drop coating.

可选的,所述极性材料是在室温下稳定存在的具有正性和负性的材料。Optionally, the polar material is a material having positive and negative properties that is stable at room temperature.

可选的,所述极性材料包括:铁相晶体材料、极性高分子聚合物和空间电荷驻极体材料。Optionally, the polar material includes: iron phase crystal material, polar high molecular polymer and space charge electret material.

为实现上述目的,本发明还提供了如下方案:To achieve the above object, the present invention also provides the following solution:

一种薄膜晶体管膜层的制造装置,所述制造装置包括:A manufacturing device for a thin film transistor film layer, the manufacturing device comprising:

第一膜层获取模块,用于在清洗干净的玻璃基板上溅射第一膜层;A first film layer acquisition module, used for sputtering a first film layer on a cleaned glass substrate;

第二膜层获取模块,用于在所述第一膜层上涂覆正/负极性材料得到第二膜层;A second film layer acquisition module, used for coating a positive/negative polarity material on the first film layer to obtain a second film layer;

第三膜层获取模块,用于在所述第二膜层上旋涂光刻胶并进行前烘形成正极性材料的第三膜层;A third film layer acquisition module, used for spin coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive polarity material;

第四膜层获取模块,用于对所述第三膜层进行曝光得到变性的第四膜层,使所述第四膜层能够溶解于显影液;A fourth film layer acquisition module, used for exposing the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developer;

第五膜层获取模块,用于利用显影液溶解所述光刻胶得到间隔裸露的第五膜层;A fifth film layer acquisition module, used for dissolving the photoresist with a developer to obtain a fifth film layer with exposed intervals;

刻蚀模块,用于利用刻蚀液刻蚀所述第五膜层中的裸露部分;An etching module, used for etching the exposed portion of the fifth film layer using an etching solution;

第一图案化膜层获取模块,用于去除所述光刻胶,得到第一图案化膜层;A first patterned film layer acquisition module, used for removing the photoresist to obtain a first patterned film layer;

第二图案化膜层获取模块,用于在所述第一图案化膜层上涂覆负/正极性材料得到第二图案化膜层。The second patterned film layer acquisition module is used to coat a negative/positive polarity material on the first patterned film layer to obtain a second patterned film layer.

可选的,所述第二膜层获取模块与所述第二图案化膜层获取模块中的极性材料是在室温下可稳定存在的具有正性和负性的材料。Optionally, the polar material in the second film layer acquisition module and the second patterned film layer acquisition module is a material having positive and negative properties that can exist stably at room temperature.

可选的,所述第二膜层获取模块与所述第二图案化膜层获取模块中的极性材料包括:铁相晶体材料、极性高分子聚合物和空间电荷驻极体材料。Optionally, the polar materials in the second film layer acquisition module and the second patterned film layer acquisition module include: iron phase crystal material, polar high molecular polymer and space charge electret material.

根据本发明提供的具体实施例,本发明公开了以下技术效果:According to the specific embodiments provided by the present invention, the present invention discloses the following technical effects:

本发明是在第一图案化膜层的基础上直接得到第二图案化膜层,无需重新构造第一膜层、第二膜层、第三膜层、第五膜层得到第二图案化膜层,显然,本发明的膜层结构可以缩短图案化膜层的制造工艺周期、降低制造薄膜晶体管膜层的成本。The present invention directly obtains the second patterned film layer on the basis of the first patterned film layer, without the need to reconstruct the first film layer, the second film layer, the third film layer, and the fifth film layer to obtain the second patterned film layer. Obviously, the film layer structure of the present invention can shorten the manufacturing process cycle of the patterned film layer and reduce the cost of manufacturing the thin film transistor film layer.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings required for use in the embodiments will be briefly introduced below. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying creative labor.

图1为本发明实施例1薄膜晶体管膜层结构图;FIG1 is a diagram showing a film layer structure of a thin film transistor according to Embodiment 1 of the present invention;

图2为本发明实施例2薄膜晶体管膜层的制造方法流程图;FIG2 is a flow chart of a method for manufacturing a thin film transistor film layer according to Embodiment 2 of the present invention;

图3为本发明实施例3薄膜晶体管膜层的制造装置结构图;3 is a structural diagram of a manufacturing device for a thin film transistor film layer according to Embodiment 3 of the present invention;

图4为本发明实施例3极性化材料图案化示意图;FIG4 is a schematic diagram of patterning of polarized materials according to Example 3 of the present invention;

图5为本发明实施例3有源层制作示意图;FIG5 is a schematic diagram of manufacturing an active layer according to Embodiment 3 of the present invention;

图6为本发明实施例3发光层制作示意图。FIG. 6 is a schematic diagram of manufacturing the light-emitting layer in Example 3 of the present invention.

具体实施方式Detailed ways

下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the described embodiments are only part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.

本发明的目的是提供一种成膜成本低、刻蚀工艺次数少、对人身体安全的薄膜晶体管膜层、制造方法和装置。The object of the present invention is to provide a thin film transistor film layer, a manufacturing method and a device which have low film forming cost, fewer etching processes and are safe for the human body.

为使本发明的上述目的、特征和优点能够更加明显易懂,下面结合附图和具体实施方式对本发明作进一步详细的说明。In order to make the above-mentioned objects, features and advantages of the present invention more obvious and easy to understand, the present invention is further described in detail below with reference to the accompanying drawings and specific embodiments.

实施例1:Embodiment 1:

图1为本发明实施例1薄膜晶体管膜层结构图。如图1所示,一种薄膜晶体管膜层,所述膜层包括:第一膜层1、第二膜层2、第三膜层3、第五膜层5、第一图案化膜层6和第二图案化膜层7,所述第一膜层1上设置有所述第二膜层2,所述第二膜层2上设置有所述第三膜层3,所述第三膜层3上设置有所述第五膜层5,所述第五膜层5上设置有所述第一图案化膜层6,所述第一图案化膜层6上设置有所述第二图案化膜层7。FIG1 is a diagram of a thin film transistor film layer structure according to Embodiment 1 of the present invention. As shown in FIG1 , a thin film transistor film layer includes: a first film layer 1, a second film layer 2, a third film layer 3, a fifth film layer 5, a first patterned film layer 6, and a second patterned film layer 7, wherein the second film layer 2 is disposed on the first film layer 1, the third film layer 3 is disposed on the second film layer 2, the fifth film layer 5 is disposed on the third film layer 3, the first patterned film layer 6 is disposed on the fifth film layer 5, and the second patterned film layer 7 is disposed on the first patterned film layer 6.

所述膜层还包括第四膜层4,所述第四膜层4位于所述第三膜层3上,所述第四膜层4用于溶解显影液得到所述第五膜层5。The film layer further includes a fourth film layer 4 , which is located on the third film layer 3 , and is used to dissolve a developer to obtain the fifth film layer 5 .

实施例2:Embodiment 2:

图2为本发明实施例2薄膜晶体管膜层的制造方法流程图。如图2所示,一种薄膜晶体管膜层的制造方法,所述膜层的制造方法包括:FIG2 is a flow chart of a method for manufacturing a thin film transistor film layer according to Embodiment 2 of the present invention. As shown in FIG2 , a method for manufacturing a thin film transistor film layer comprises:

步骤101:在清洗干净的玻璃基板上溅射第一膜层;Step 101: sputtering a first film layer on a cleaned glass substrate;

步骤102:在所述第一膜层上涂覆正/负极性材料得到第二膜层;Step 102: coating the first film layer with a positive/negative polarity material to obtain a second film layer;

步骤103:在所述第二膜层上旋涂光刻胶并进行前烘形成正极性材料的第三膜层;Step 103: Spin-coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive polarity material;

步骤104:对所述第三膜层进行曝光得到变性的第四膜层,使所述第四膜层能够溶解于显影液;Step 104: exposing the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developer;

步骤105:利用显影液溶解所述光刻胶得到间隔裸露的第五膜层;Step 105: dissolving the photoresist with a developer to obtain a fifth film layer with exposed intervals;

步骤106:利用刻蚀液刻蚀所述第五膜层中的裸露部分;Step 106: etching the exposed portion of the fifth film layer using an etching solution;

步骤107:去除所述光刻胶,得到第一图案化膜层;Step 107: removing the photoresist to obtain a first patterned film layer;

步骤108:在所述第一图案化膜层上涂覆负/正极性材料得到第二图案化膜层。Step 108: coating a negative/positive polarity material on the first patterned film layer to obtain a second patterned film layer.

所述步骤102中的涂覆方法包括旋涂法、刮涂法和滴涂法。The coating method in step 102 includes spin coating, scraper coating and drop coating.

所述极性材料是在室温下稳定存在的具有正性和负性的材料。所述极性材料包括:铁相晶体材料、极性高分子聚合物和空间电荷驻极体材料。The polar material is a material with positive and negative properties that exists stably at room temperature. The polar material includes: iron phase crystal material, polar high molecular polymer and space charge electret material.

实施例3:Embodiment 3:

图3为本发明实施例3薄膜晶体管膜层的制造装置结构图。如图3所示,一种薄膜晶体管膜层的制造装置,所述制造装置包括:FIG3 is a structural diagram of a manufacturing device for a thin film transistor film layer according to Embodiment 3 of the present invention. As shown in FIG3 , a manufacturing device for a thin film transistor film layer comprises:

第一膜层获取模块201,用于在清洗干净的玻璃基板上溅射第一膜层;A first film layer acquisition module 201, used for sputtering a first film layer on a cleaned glass substrate;

第二膜层获取模块202,用于在所述第一膜层上涂覆正/负极性材料得到第二膜层;A second film layer acquisition module 202, used for coating a positive/negative polarity material on the first film layer to obtain a second film layer;

第三膜层获取模块203,用于在所述第二膜层上旋涂光刻胶并进行前烘形成正极性材料的第三膜层;A third film layer acquisition module 203, used for spin coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive polarity material;

第四膜层获取模块204,用于对所述第三膜层进行曝光得到变性的第四膜层,使所述第四膜层能够溶解于显影液;A fourth film layer acquisition module 204 is used to expose the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developer;

第五膜层获取模块205,用于利用显影液溶解所述光刻胶得到间隔裸露的第五膜层;A fifth film layer acquisition module 205, used for dissolving the photoresist with a developer to obtain a fifth film layer with exposed intervals;

刻蚀模块206,用于利用刻蚀液刻蚀所述第五膜层中的裸露部分;An etching module 206, used for etching the exposed portion of the fifth film layer using an etching solution;

第一图案化膜层获取模块207,用于去除所述光刻胶,得到第一图案化膜层;A first patterned film layer acquisition module 207, used to remove the photoresist to obtain a first patterned film layer;

第二图案化膜层获取模块208,用于在所述第一图案化膜层上涂覆负/正极性材料得到第二图案化膜层。The second patterned film layer acquisition module 208 is used to coat a negative/positive polarity material on the first patterned film layer to obtain a second patterned film layer.

图4为本发明实施例3极性化材料图案化示意图。如图4所示,由于正负性材料间表面亲和力较大,而负性材料与基板间表面亲和力较小,因此可根据表面亲和力不同可实现上层膜303的图案化,下层膜302制作完成后,也可制作无极性层304再旋涂正极性材料获得图案化的上层膜303。Fig. 4 is a schematic diagram of patterning polarized materials in Example 3 of the present invention. As shown in Fig. 4, since the surface affinity between the positive and negative materials is large, and the surface affinity between the negative material and the substrate is small, the patterning of the upper film 303 can be achieved according to the different surface affinities. After the lower film 302 is made, a non-polar layer 304 can also be made and then the positive polarity material can be spin-coated to obtain the patterned upper film 303.

图5为本发明实施例3有源层制作示意图。如图5所示,首先,将玻璃、硅片或聚酰亚胺等基板401清洗干净,再使用传统的光刻、刻蚀工艺,实现具有正极性或负极性栅极402的图案化,然后溅射绝缘层403,最后旋涂呈负极性或正极性的半导体材料。在绝缘层403上方旋涂极性相反材料过程中,区域A中的极性材料402、404亲和力较大,而非区域A的极性材料404与绝缘层403亲和力较小,从而直接获得图案化的有源层404。FIG5 is a schematic diagram of the active layer manufacturing of Example 3 of the present invention. As shown in FIG5, first, a substrate 401 such as glass, silicon wafer or polyimide is cleaned, and then a conventional photolithography and etching process is used to pattern a gate electrode 402 with a positive polarity or a negative polarity, and then an insulating layer 403 is sputtered, and finally a semiconductor material with a negative polarity or a positive polarity is spin-coated. In the process of spin-coating the material with opposite polarity on the insulating layer 403, the polar materials 402 and 404 in region A have a greater affinity, while the polar materials 404 in non-region A have a smaller affinity with the insulating layer 403, thereby directly obtaining a patterned active layer 404.

图6为本发明实施例3发光层制作示意图。如图6所示,首先,使用清洗玻璃、硅片或聚酰亚胺等基板501,并在其上制作栅极502,绝缘层503、505和507,有源层504,以及源/漏极506,其中绝缘层507开有接触孔,以将漏极506引出连接像素电极508;然后,在绝缘层507上,使用负极性材料或正极性材料并进行图案化得到像素电极层508;FIG6 is a schematic diagram of the manufacturing of the light-emitting layer in Example 3 of the present invention. As shown in FIG6, first, a substrate 501 such as clean glass, silicon wafer or polyimide is used, and a gate 502, insulating layers 503, 505 and 507, an active layer 504, and a source/drain 506 are manufactured thereon, wherein the insulating layer 507 is provided with a contact hole to lead the drain 506 out to connect to the pixel electrode 508; then, a negative polarity material or a positive polarity material is used on the insulating layer 507 and patterned to obtain a pixel electrode layer 508;

再次,旋涂正极性材料或负极性材料,由于绝缘层507为非极性材料,像素电极层408呈负极性或正极性,负极性材料与正极性材料亲和力较大,而极性材料与非极性材料亲和力较小,因此绝缘层507上不会形成负/正极性材料膜,而在像素电极层408直接形成图案化的发光层509。最后,对整个器件进行烘烤,将极性材料彻底固化。Next, the positive polarity material or the negative polarity material is spin-coated. Since the insulating layer 507 is a non-polar material and the pixel electrode layer 408 is a negative polarity or a positive polarity, the negative polarity material has a greater affinity with the positive polarity material, while the polarity material has a smaller affinity with the non-polarity material. Therefore, no negative/positive polarity material film is formed on the insulating layer 507, and a patterned light-emitting layer 509 is directly formed on the pixel electrode layer 408. Finally, the entire device is baked to completely solidify the polarity material.

制作顶栅或双栅TFT的过程与上述制作底栅TFT的过程类似,区别仅仅在于源/漏电极和有源层的制作顺序,而双栅TFT是在底栅TFT完成后再在绝缘层上制作顶栅电极。The process of making a top-gate or dual-gate TFT is similar to the process of making a bottom-gate TFT mentioned above. The only difference is the order of making the source/drain electrodes and the active layer. For the dual-gate TFT, the top gate electrode is made on the insulating layer after the bottom-gate TFT is completed.

本说明书中各个实施例采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似部分互相参见即可。The various embodiments in this specification are described in a progressive manner, and each embodiment focuses on the differences from other embodiments. The same or similar parts between the various embodiments can be referenced to each other.

本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的方法及其核心思想;同时,对于本领域的一般技术人员,依据本发明的思想,在具体实施方式及应用范围上均会有改变之处。综上所述,本说明书内容不应理解为对本发明的限制。This article uses specific examples to illustrate the principles and implementation methods of the present invention. The above examples are only used to help understand the method and core ideas of the present invention. At the same time, for those skilled in the art, according to the ideas of the present invention, there will be changes in the specific implementation methods and application scope. In summary, the content of this specification should not be understood as limiting the present invention.

Claims (7)

1. A method of manufacturing a thin film transistor film, the method comprising:
sputtering a first film layer on the cleaned glass substrate;
coating a positive/negative polarity material on the first film layer to obtain a second film layer;
Spin-coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive polarity material;
Exposing the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developing solution;
Dissolving the photoresist by using a developing solution to obtain a fifth film layer with exposed intervals;
Etching the exposed part in the fifth film layer by using etching liquid;
Removing the photoresist to obtain a first patterned film layer;
And coating a negative/positive polarity material on the first patterned film layer to obtain a second patterned film layer, wherein the surface affinity between the positive and negative polarity materials is greater than the surface affinity between the polar material and the substrate.
2. The method for manufacturing a thin film transistor film according to claim 1, wherein the coating of the positive/negative polarity material on the first film layer yields a second film layer, wherein the coating method includes spin coating, knife coating, and drip coating.
3. The method for manufacturing a thin film transistor film according to claim 1, wherein the polar material is a material having positive and negative properties which exist stably at room temperature.
4. The method of manufacturing a thin film transistor film according to claim 1, wherein the polar material comprises: iron phase crystal material, polar high molecular polymer and space charge electret material.
5. A manufacturing apparatus of a thin film transistor film layer, the manufacturing apparatus comprising:
the first film layer acquisition module is used for sputtering a first film layer on the cleaned glass substrate;
the second film layer acquisition module is used for coating positive/negative polarity materials on the first film layer to obtain a second film layer;
The third film layer acquisition module is used for spin-coating photoresist on the second film layer and performing pre-baking to form a third film layer of positive-polarity material;
The fourth film layer acquisition module is used for exposing the third film layer to obtain a denatured fourth film layer, so that the fourth film layer can be dissolved in a developing solution;
The fifth film layer acquisition module is used for dissolving the photoresist by using a developing solution to obtain a fifth film layer with exposed intervals;
the etching module is used for etching the exposed part in the fifth film layer by using etching liquid;
The first patterning film layer acquisition module is used for removing the photoresist to obtain a first patterning film layer;
And the second patterned film layer acquisition module is used for spin-coating a negative/positive polarity material on the first patterned film layer to obtain a second patterned film layer according to the fact that the surface affinity between the positive and negative polarity materials is greater than the surface affinity between the polar material and the substrate.
6. The apparatus according to claim 5, wherein the polar materials in the second film formation module and the second patterned film formation module are materials having positive and negative properties that can exist stably at room temperature.
7. The apparatus for manufacturing a thin film transistor according to claim 6, wherein the polar materials in the second film capture module and the second patterned film capture module comprise: iron phase crystal material, polar high molecular polymer and space charge electret material.
CN201711447966.XA 2017-12-27 2017-12-27 Thin film transistor film layer, manufacturing method and device Active CN107978631B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711447966.XA CN107978631B (en) 2017-12-27 2017-12-27 Thin film transistor film layer, manufacturing method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711447966.XA CN107978631B (en) 2017-12-27 2017-12-27 Thin film transistor film layer, manufacturing method and device

Publications (2)

Publication Number Publication Date
CN107978631A CN107978631A (en) 2018-05-01
CN107978631B true CN107978631B (en) 2024-04-30

Family

ID=62008233

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711447966.XA Active CN107978631B (en) 2017-12-27 2017-12-27 Thin film transistor film layer, manufacturing method and device

Country Status (1)

Country Link
CN (1) CN107978631B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110200627B (en) * 2019-06-05 2020-06-30 上海大学 A kind of active high-density electrode array and preparation method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5936291A (en) * 1997-02-03 1999-08-10 Sharp Kabushiki Kaisha Thin film transistor and method for fabricating the same
US6048668A (en) * 1997-08-29 2000-04-11 Fujitsu Limited Method for patterning film and method for exposing resist film
KR20050094509A (en) * 2004-03-23 2005-09-28 삼성에스디아이 주식회사 Method of manufacturing organic thin film transistor
JP2011142136A (en) * 2010-01-05 2011-07-21 Fujitsu Ltd Field effect transistor and logical circuit using the same
CN106252419A (en) * 2016-09-23 2016-12-21 京东方科技集团股份有限公司 Thin film transistor (TFT) and manufacture method, array base palte and display device
CN207690800U (en) * 2017-12-27 2018-08-03 上海大学 A kind of thin film transistor (TFT) film layer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8013339B2 (en) * 2009-06-01 2011-09-06 Ishiang Shih Thin film transistors and arrays with controllable threshold voltages and off state leakage current

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5936291A (en) * 1997-02-03 1999-08-10 Sharp Kabushiki Kaisha Thin film transistor and method for fabricating the same
US6048668A (en) * 1997-08-29 2000-04-11 Fujitsu Limited Method for patterning film and method for exposing resist film
KR20050094509A (en) * 2004-03-23 2005-09-28 삼성에스디아이 주식회사 Method of manufacturing organic thin film transistor
JP2011142136A (en) * 2010-01-05 2011-07-21 Fujitsu Ltd Field effect transistor and logical circuit using the same
CN106252419A (en) * 2016-09-23 2016-12-21 京东方科技集团股份有限公司 Thin film transistor (TFT) and manufacture method, array base palte and display device
CN207690800U (en) * 2017-12-27 2018-08-03 上海大学 A kind of thin film transistor (TFT) film layer

Also Published As

Publication number Publication date
CN107978631A (en) 2018-05-01

Similar Documents

Publication Publication Date Title
CN102636927B (en) Array base palte and manufacture method thereof
JP5951773B2 (en) Organic thin film transistor array substrate, manufacturing method thereof, and display device
CN106024813B (en) A kind of production method and related device of low temperature polycrystalline silicon tft array substrate
WO2016176881A1 (en) Manufacturing method for dual-gate tft substrate, and structure of dual-gate tft substrate
KR101415484B1 (en) Organic tft array substrate and manufacture method thereof
CN103117248B (en) Array substrate and manufacture method thereof and display device
CN104681631A (en) Thin film transistor and manufacturing method thereof as well as array substrate and display device
CN105762195A (en) Metallic oxide film transistor and preparation method therefor
WO2013181915A1 (en) Tft array substrate, method of fabricating same, and display device
CN104466020B (en) A kind of LTPS pixel cells and its manufacture method
WO2015180357A1 (en) Array substrate and manufacturing method therefor, and display device
CN106373967A (en) Array substrate, manufacturing method thereof, and display device
CN104409361A (en) Thin-film transistor, preparation method of thin-film transistor, array substrate and display device
CN107978631B (en) Thin film transistor film layer, manufacturing method and device
CN109037349B (en) Thin film transistor, method for making the same, and array substrate
CN104810375B (en) A kind of array substrate and preparation method thereof and a kind of display device
CN102117767A (en) Fully transparent TFT (Thin Film Transistor) active matrix manufacturing method based on colloidal sol mode
CN104485420B (en) A kind of Organic Thin Film Transistors and preparation method thereof
CN107438903A (en) Method for fabricating thin film transistor
CN103107134B (en) Array base plate and manufacture method thereof and liquid crystal display device
CN207690800U (en) A kind of thin film transistor (TFT) film layer
WO2019223076A1 (en) Metal oxide thin film transistor and manufacturing method therefor, and display
WO2014117444A1 (en) Array substrate and manufacturing method thereof, display device
WO2016011685A1 (en) Manufacturing method for coplanar oxide semiconductor tft substrate
WO2017041447A1 (en) Array substrate and manufacturing method therefor, and display apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant