[go: up one dir, main page]

CN107230724A - Graphene field effect transistor and its manufacture method - Google Patents

Graphene field effect transistor and its manufacture method Download PDF

Info

Publication number
CN107230724A
CN107230724A CN201610173589.4A CN201610173589A CN107230724A CN 107230724 A CN107230724 A CN 107230724A CN 201610173589 A CN201610173589 A CN 201610173589A CN 107230724 A CN107230724 A CN 107230724A
Authority
CN
China
Prior art keywords
graphene
layer
dielectric constant
high dielectric
field effect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610173589.4A
Other languages
Chinese (zh)
Inventor
肖德元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zing Semiconductor Corp
Original Assignee
Zing Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zing Semiconductor Corp filed Critical Zing Semiconductor Corp
Priority to CN201610173589.4A priority Critical patent/CN107230724A/en
Priority to TW105124833A priority patent/TWI608116B/en
Publication of CN107230724A publication Critical patent/CN107230724A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/881Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being a two-dimensional material
    • H10D62/882Graphene

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

Present invention is disclosed a kind of manufacture method of graphene field effect transistor.Including:One glass substrate is provided;The situ cleaning glass substrate;The glass substrate is heated to 600 degree Celsius~1200 degree;Directly in a superficial growth at least graphene layer for the glass substrate;And high dielectric constant material layer is deposited on the surface of the graphene layer.

Description

石墨烯场效应晶体管及其制造方法Graphene field effect transistor and its manufacturing method

技术领域technical field

本发明涉及半导体技术领域,特别是涉及一种石墨烯场效应晶体管及其制造方法。The invention relates to the technical field of semiconductors, in particular to a graphene field effect transistor and a manufacturing method thereof.

背景技术Background technique

由于石墨烯具有高迁移率的特性,业界已经开始将石墨烯应用于半导体器件的制作。目前石墨烯晶体管的制造方法一般是采用液相涂膜或转移的方法将石墨烯薄膜形成于玻璃衬底上。然而,此方法的缺点在于,石墨烯薄膜与玻璃衬底之间的接口经常会发生污染,从而严重影响石墨烯晶体管的性能。此外,目前石墨烯晶体管的制造方法由于操作繁复、成本较高、产率也较低,因此难以满足大规模应用的需求。有鉴于此,目前有需要发展一种改良的石墨烯晶体管的制造方法。Due to the high mobility of graphene, the industry has begun to apply graphene to the manufacture of semiconductor devices. At present, the manufacturing method of graphene transistor is generally to form graphene thin film on glass substrate by liquid phase coating or transfer method. However, the disadvantage of this method is that the interface between the graphene film and the glass substrate is often contaminated, which seriously affects the performance of graphene transistors. In addition, the current manufacturing methods of graphene transistors are difficult to meet the needs of large-scale applications due to complicated operations, high costs, and low yields. In view of this, there is a need to develop an improved method for fabricating graphene transistors.

发明内容Contents of the invention

本发明的目的在于提供一种石墨烯场效应晶体管及其制造方法,可以避免在制作过程中受到污染,从而提高石墨烯晶体管的性能。The object of the present invention is to provide a graphene field effect transistor and a manufacturing method thereof, which can avoid contamination during the manufacturing process, thereby improving the performance of the graphene transistor.

为解决上述技术问题,本发明的一个实施例提供一种石墨烯场效应晶体管的制造方法,包括:提供一玻璃衬底;原位清洗该玻璃衬底;加热该玻璃衬底至摄氏600度~1200度;直接在该玻璃衬底的表面生长至少一石墨烯层;以及在该至少一石墨烯层的表面形成一高介电常数材料层,且该高介电常数材料层的介电常数的范围为3.0~30。In order to solve the above-mentioned technical problems, one embodiment of the present invention provides a method for manufacturing a graphene field effect transistor, comprising: providing a glass substrate; cleaning the glass substrate in situ; heating the glass substrate to 600 degrees Celsius to 1200 degrees; directly grow at least one graphene layer on the surface of the glass substrate; and form a high dielectric constant material layer on the surface of the at least one graphene layer, and the dielectric constant of the high dielectric constant material layer The range is 3.0-30.

本发明的一个实施例提供一种石墨烯场效应晶体管,包括:一玻璃衬底;至少一石墨烯层,该至少一石墨烯层设于该玻璃衬底的表面;一高介电常数材料层,该高介电常数材料层设于该至少一石墨烯层的表面,且该高介电常数材料层的介电常数的范围为3.0~30;一源极及一漏极,该源极与该漏极设于该至少一石墨烯层的表面;以及一栅极,该栅极设于该高介电常数材料层的表面。One embodiment of the present invention provides a graphene field effect transistor, comprising: a glass substrate; at least one graphene layer, the at least one graphene layer is arranged on the surface of the glass substrate; a high dielectric constant material layer , the high dielectric constant material layer is arranged on the surface of the at least one graphene layer, and the range of the dielectric constant of the high dielectric constant material layer is 3.0-30; a source and a drain, the source and the The drain is arranged on the surface of the at least one graphene layer; and a gate is arranged on the surface of the high dielectric constant material layer.

附图说明Description of drawings

图1为本发明提供的石墨烯场效应晶体管的制造方法的流程图;Fig. 1 is the flow chart of the manufacture method of the graphene field effect transistor provided by the present invention;

图2A-图2F为本发明中制造石墨烯场效应晶体管过程中器件结构的剖视图。2A-2F are cross-sectional views of the device structure in the process of manufacturing the graphene field effect transistor in the present invention.

其中,100衬底 102、106、110、118表面 103玻璃衬底 104介电层 108石墨烯层 112高介电常数材料层 114源极 116漏极120栅极Among them, 100 substrate 102, 106, 110, 118 surface 103 glass substrate 104 dielectric layer 108 graphene layer 112 high dielectric constant material layer 114 source 116 drain 120 gate

具体实施方式detailed description

下面将结合示意图对本发明的石墨烯场效应晶体管及其制造方法进行更详细的描述,其中表示了本发明的优选实施例,应该理解本领域技术人员可以修改在此描述的本发明,而仍然实现本发明的有利效果。因此,下列描述应当被理解为对于本领域技术人员的广泛知道,而并不作为对本发明的限制。The graphene field effect transistor of the present invention and its manufacturing method will be described in more detail below in conjunction with schematic diagram, wherein represent preferred embodiment of the present invention, should be understood that those skilled in the art can revise the present invention described here, and still realize Advantageous effects of the present invention. Therefore, the following description should be understood as the broad knowledge of those skilled in the art, but not as a limitation of the present invention.

在下列段落中参照附图以举例方式更具体地描述本发明。根据下面说明和权利要求书,本发明的优点和特征将更清楚。需说明的是,附图均采用非常简化的形式且均使用非精准的比例,仅用以方便、明晰地辅助说明本发明实施例的目的。In the following paragraphs the invention is described more specifically by way of example with reference to the accompanying drawings. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

请参考图1,本发明一实施例提供一种石墨烯场效应晶体管的制造方法,包括下列步骤:Please refer to Fig. 1, one embodiment of the present invention provides a kind of manufacturing method of graphene field effect transistor, comprises the following steps:

S101:提供一玻璃衬底;S101: providing a glass substrate;

S102:以臭氧或镍钴化硅(SiCoNi)原位清洗玻璃衬底;S102: cleaning the glass substrate in situ with ozone or nickel cobalt silicon (SiCoNi);

S103:加热玻璃衬底至摄氏600度~1200度,使得玻璃衬底的表面以熔融状态存在;S103: heating the glass substrate to 600-1200 degrees Celsius, so that the surface of the glass substrate exists in a molten state;

S104:直接在该玻璃衬底的表面生长至少一石墨烯层;S104: growing at least one graphene layer directly on the surface of the glass substrate;

S105:在该至少一石墨烯层的表面形成一高介电常数材料层,且该高介电常数材料层的介电常数的范围为3.0~30,该高介电常数材料层的材料例如为氮化硅、氮氧化硅、氧化铝、氧化锆、或二氧化铪或其组合。在该至少一石墨烯层的表面形成形成该高介电常数材料层的方式包含有化学气相沉积法(ChemicalVapor Deposition)、原子沉积法(Atomic Layer Deposition)或金属有机化学气相沉积法(Metal-Organic Chemical Vapor Deposition Epitaxy);S105: Form a high dielectric constant material layer on the surface of the at least one graphene layer, and the dielectric constant of the high dielectric constant material layer ranges from 3.0 to 30. The material of the high dielectric constant material layer is, for example, Silicon nitride, silicon oxynitride, aluminum oxide, zirconium oxide, or hafnium dioxide or combinations thereof. The method of forming the high dielectric constant material layer on the surface of the at least one graphene layer includes chemical vapor deposition (Chemical Vapor Deposition), atomic deposition (Atomic Layer Deposition) or metal-organic chemical vapor deposition (Metal-Organic Chemical Vapor Deposition Epitaxy);

S106:蚀刻该高介电常数材料层的一部分;S106: Etching a part of the high dielectric constant material layer;

S107:在该石墨烯层的表面分别形成一源极以及一漏极,以及在该高介电常数材料层的表面形成一栅极。S107: Form a source electrode and a drain electrode on the surface of the graphene layer, and form a gate electrode on the surface of the high dielectric constant material layer.

为了更具体地阐述石墨烯场效应晶体管的制造方法,请参照图2A至图2F,图2A-图2F为本发明中制造石墨烯场效应晶体管过程中器件结构的剖视图。In order to describe the manufacturing method of the graphene field effect transistor more specifically, please refer to FIG. 2A to FIG. 2F , and FIG. 2A to FIG. 2F are cross-sectional views of the device structure in the process of manufacturing the graphene field effect transistor in the present invention.

首先,请参考图2A,制备一硅层100。First, referring to FIG. 2A , a silicon layer 100 is prepared.

接下来,请参考图2B,在硅层100的表面102沉积一厚度介于2nm~100nm的介电层104,硅层100与介电层104的组合形成一玻璃衬底103。介电层104的材料可使用二氧化硅或高介电常数材料,其中高介电常数材料的介电常数范围为2.0~30,例如有氮化硅、氮氧化硅、氧化铝、氧化锆、或二氧化铪或其组合。沉积介电层104于硅层100的方式包含有化学气相沉积法(Chemical VaporDeposition)、原子沉积法(Atomic Layer Deposition)或金属有机化学气相沉积磊晶法(Metal-Organic Chemical Vapor Deposition Epitaxy)。在其他实施例中,玻璃衬底103为一整块玻璃。Next, please refer to FIG. 2B , a dielectric layer 104 with a thickness of 2 nm˜100 nm is deposited on the surface 102 of the silicon layer 100 , and the combination of the silicon layer 100 and the dielectric layer 104 forms a glass substrate 103 . The material of the dielectric layer 104 can be silicon dioxide or a high dielectric constant material, wherein the dielectric constant of the high dielectric constant material ranges from 2.0 to 30, such as silicon nitride, silicon oxynitride, aluminum oxide, zirconia, or hafnium dioxide or combinations thereof. The methods for depositing the dielectric layer 104 on the silicon layer 100 include chemical vapor deposition, atomic layer deposition or metal-organic chemical vapor deposition epitaxy. In other embodiments, the glass substrate 103 is a whole piece of glass.

接着,以臭氧或镍钴化硅(SiCoNi)原位清洗玻璃衬底103,并且加热玻璃衬底103至摄氏600度~1200度,使得玻璃衬底103的介电层104以熔融状态存在。Next, the glass substrate 103 is cleaned in-situ with ozone or SiCoNi, and the glass substrate 103 is heated to 600-1200 degrees Celsius so that the dielectric layer 104 of the glass substrate 103 exists in a molten state.

接着,请参考图2C,在熔融态的介电层104的表面106直接生长一石墨烯层108,其中石墨烯层108的能隙(band gap)大于300meV。Next, please refer to FIG. 2C , a graphene layer 108 is directly grown on the surface 106 of the molten dielectric layer 104 , wherein the graphene layer 108 has a band gap greater than 300meV.

请参考图2D,在石墨烯层108的表面110沉积一高介电常数材料层112,且高介电常数材料层112的介电常数的范围为3.0~30,高介电常数材料层112的材料例如有氮化硅、氮氧化硅、氧化铝、氧化锆、或二氧化铪或其组合。在石墨烯层108的表面沉积高介电常数材料层112的方式包含化学气相沉积法(Chemical Vapor Deposition)、原子沉积法(Atomic Layer Deposition)或金属有机化学气相沉积磊晶法(Metal-Organic Chemical Vapor Deposition Epitaxy)。Please refer to FIG. 2D, a high dielectric constant material layer 112 is deposited on the surface 110 of the graphene layer 108, and the range of the dielectric constant of the high dielectric constant material layer 112 is 3.0~30, and the high dielectric constant material layer 112 Materials such as silicon nitride, silicon oxynitride, aluminum oxide, zirconium oxide, or hafnium oxide or combinations thereof. The method of depositing the high dielectric constant material layer 112 on the surface of the graphene layer 108 includes chemical vapor deposition (Chemical Vapor Deposition), atomic deposition (Atomic Layer Deposition) or metal-organic chemical vapor deposition epitaxy (Metal-Organic Chemical Vapor Deposition Epitaxy).

接下来,请参考图2E,蚀刻高介电常数材料层112的一部分。Next, referring to FIG. 2E , a part of the high-k material layer 112 is etched.

接着,请参考图2F,分别在蚀刻后的高介电常数材料层112的两侧以及石墨烯层108的表面110分别形成一源极114以及一漏极116,以及在高介电常数材料层112的表面118形成一金属的栅极120。Next, please refer to FIG. 2F, a source electrode 114 and a drain electrode 116 are respectively formed on both sides of the etched high dielectric constant material layer 112 and the surface 110 of the graphene layer 108, and on the high dielectric constant material layer Surface 118 of 112 forms a metal gate 120 .

本发明所提供的石墨烯场效应晶体管的制造方法,原位清洗玻璃衬底之后,接着将玻璃衬底加热至摄氏600度~1200度,使得玻璃衬底的表面以熔融状态存在。由于熔融状态的表面的平整度较高并且各向同性,于是石墨烯层能够均匀地生长在玻璃衬底的表面,从而避免玻璃衬底与石墨烯层之间的接触面受到污染,进而提升石墨烯场效应晶体管的效能。此外,相较于目前石墨烯晶体管的制作方法,本发明所提供的方法,操作较为简易、成本较低、产率也较高,因此可以满足大规模应用的需求。In the manufacturing method of the graphene field effect transistor provided by the present invention, after the glass substrate is cleaned in situ, the glass substrate is then heated to 600-1200 degrees Celsius, so that the surface of the glass substrate exists in a molten state. Due to the high flatness and isotropy of the surface in the molten state, the graphene layer can grow uniformly on the surface of the glass substrate, thereby avoiding the contact surface between the glass substrate and the graphene layer from being polluted, thereby improving the performance of graphite. Efficiency of ene field effect transistors. In addition, compared with the current manufacturing method of graphene transistors, the method provided by the present invention has simpler operation, lower cost, and higher yield, so it can meet the needs of large-scale applications.

显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and equivalent technologies thereof, the present invention also intends to include these modifications and variations.

Claims (11)

1. a kind of manufacture method of graphene field effect transistor, including:
One glass substrate is provided;
The situ cleaning glass substrate;
The glass substrate is heated to 600 degree Celsius~1200 degree;
Directly in a superficial growth at least graphene layer for the glass substrate;And
High dielectric constant material layer, and the high-k material are formed on the surface of an at least graphene layer The scope of the dielectric constant of the bed of material is 3.0~30.
2. the manufacture method of graphene field effect transistor as claimed in claim 1, it is characterised in that adopt With ozone or the nickel cobalt SiClx situ cleaning glass substrate.
3. the manufacture method of graphene field effect transistor as claimed in claim 1, it is characterised in that should High dielectric constant material layer used in material include silicon nitride, silicon oxynitride, aluminum oxide, zirconium oxide, Hafnium oxide or its combination.
4. the manufacture method of graphene field effect transistor as claimed in claim 1, it is characterised in that The step of surface of an at least graphene layer forms high dielectric constant material layer uses chemical vapor deposition Method, atom deposition method or Metalorganic Chemical Vapor Deposition are performed.
5. the manufacture method of graphene field effect transistor as claimed in claim 1, it is characterised in that also It is included in the surface of an at least graphene layer to be formed after high dielectric constant material layer, etches the high dielectric A part for constant material layer.
6. the manufacture method of graphene field effect transistor as claimed in claim 5, it is characterised in that also It is included in after the part for etching high dielectric constant material layer, on the surface of an at least graphene layer point A source electrode and a drain electrode are not formed, and form a grid on the surface of high dielectric constant material layer.
7. a kind of graphene field effect transistor, including:
One glass substrate;
An at least graphene layer, an at least graphene layer is located at the surface of the glass substrate;
One high dielectric constant material layer, high dielectric constant material layer is located at the surface of an at least graphene layer, And the scope of the dielectric constant of high dielectric constant material layer is 3.0~30;
One source electrode and a drain electrode, the source electrode are located at the surface of an at least graphene layer with the drain electrode;And
One grid, the grid is located at the surface of high dielectric constant material layer.
8. graphene field effect transistor as claimed in claim 7, it is characterised in that the glass substrate bag Containing a silicon layer and a dielectric layer, the material of the dielectric layer includes silica or high dielectric constant material.
9. graphene field effect transistor as claimed in claim 7, it is characterised in that the glass substrate is One monolithic glass.
10. graphene field effect transistor as claimed in claim 7, it is characterised in that an at least stone The energy gap of black alkene layer is more than 300meV.
11. graphene field effect transistor as claimed in claim 7, it is characterised in that the high dielectric is normal The material of number material layer includes silicon nitride, silicon oxynitride, aluminum oxide, zirconium oxide, hafnium oxide or its group Close.
CN201610173589.4A 2016-03-24 2016-03-24 Graphene field effect transistor and its manufacture method Pending CN107230724A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610173589.4A CN107230724A (en) 2016-03-24 2016-03-24 Graphene field effect transistor and its manufacture method
TW105124833A TWI608116B (en) 2016-03-24 2016-08-04 Graphene field effect transistor and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610173589.4A CN107230724A (en) 2016-03-24 2016-03-24 Graphene field effect transistor and its manufacture method

Publications (1)

Publication Number Publication Date
CN107230724A true CN107230724A (en) 2017-10-03

Family

ID=59931851

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610173589.4A Pending CN107230724A (en) 2016-03-24 2016-03-24 Graphene field effect transistor and its manufacture method

Country Status (2)

Country Link
CN (1) CN107230724A (en)
TW (1) TWI608116B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI677099B (en) * 2019-05-17 2019-11-11 崑山科技大學 Graphene transistor for bone conduction devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120056161A1 (en) * 2010-09-07 2012-03-08 International Business Machines Corporation Graphene transistor with a self-aligned gate
US20130248824A1 (en) * 2012-03-22 2013-09-26 Quantum Devices, Llc Grahene field effect transistor
CN103459137A (en) * 2011-03-18 2013-12-18 国际商业机器公司 Nitride gate dielectric for graphene MOSFET

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014027166A (en) * 2012-07-27 2014-02-06 National Institute Of Advanced Industrial & Technology Method for manufacturing graphene transistor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120056161A1 (en) * 2010-09-07 2012-03-08 International Business Machines Corporation Graphene transistor with a self-aligned gate
CN103459137A (en) * 2011-03-18 2013-12-18 国际商业机器公司 Nitride gate dielectric for graphene MOSFET
US20130248824A1 (en) * 2012-03-22 2013-09-26 Quantum Devices, Llc Grahene field effect transistor

Also Published As

Publication number Publication date
TWI608116B (en) 2017-12-11
TW201734245A (en) 2017-10-01

Similar Documents

Publication Publication Date Title
JP5486610B2 (en) Fabrication of gallium nitride devices with diamond layers
JP5554784B2 (en) Fabrication of gallium nitride layers with diamond layers
CN106910776B (en) Large area molybdenum disulfide field effect transistor and its preparation based on high-k gate dielectric
JP2012513675A5 (en)
CN103545201B (en) Carbon-coating and manufacture method
CN103903987B (en) Based on self aligned deflocculated graphite alkene transistor fabrication process
CN104319447A (en) Multi-layer coplanar waveguide transmission line based on graphene and preparation method thereof
CN106952949B (en) Graphene field effect transistor and method of forming same
CN105575814B (en) Fin formula field effect transistor and forming method thereof
CN107230724A (en) Graphene field effect transistor and its manufacture method
TWI591729B (en) Double gate graphene field effect transistor and manufacturing method thereof
CN104716191B (en) Double gate bipolar graphene field effect transistor and manufacturing method thereof
CN103500761B (en) Graphene nanobelt Fin-FET device that a kind of channel width is controlled and preparation method thereof
CN103915348B (en) A kind of method preparing graphene nano line device
US9698218B2 (en) Method for forming semiconductor structure
CN103915327B (en) Utilize island graphene film on Graphene, grow the method for high K dielectric
CN103915319A (en) Method for manufacturing graphene device through moved CVD graphene
CN105051906B (en) The buffer layer of metal-oxide semiconductor (MOS) for TFT
Goyal et al. Multilayer Pt/Al based ohmic contacts for AlGaN/GaN heterostructures stable up to 600° C ambient air
CN107731909A (en) Based on MoO3/Al2O3The diamond field effect transistor and preparation method of double layer gate dielectric
CN103579350B (en) Graphene field effect pipe and forming method thereof
CN104979216A (en) Fully enclosed gate fin-shaped semiconductor device production method
CN104425270A (en) Fin field effect transistor and forming method thereof
CN102832127B (en) metal source-drain SOI MOS transistor and forming method thereof
CN104752168B (en) A kind of method of p-doped carborundum films defect in removal fin formula field effect transistor

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20171003