[go: up one dir, main page]

CN106910675A - A composite substrate for preparing nitride electronic devices and its preparation method - Google Patents

A composite substrate for preparing nitride electronic devices and its preparation method Download PDF

Info

Publication number
CN106910675A
CN106910675A CN201710137611.4A CN201710137611A CN106910675A CN 106910675 A CN106910675 A CN 106910675A CN 201710137611 A CN201710137611 A CN 201710137611A CN 106910675 A CN106910675 A CN 106910675A
Authority
CN
China
Prior art keywords
layer
electronic devices
prepared
compound substrate
coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710137611.4A
Other languages
Chinese (zh)
Inventor
罗睿宏
梁智文
张国义
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sino Nitride Semiconductor Co Ltd
Original Assignee
Sino Nitride Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sino Nitride Semiconductor Co Ltd filed Critical Sino Nitride Semiconductor Co Ltd
Priority to CN201710137611.4A priority Critical patent/CN106910675A/en
Publication of CN106910675A publication Critical patent/CN106910675A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

一种用于制备氮化物电子器件的复合衬底及其制备方法,所述复合衬底包括硅衬底、氮化铝层和图形化介质膜,氮化铝层制备在硅衬底上,图形化介质膜制备在氮化铝层上,该图形化介质膜具有若干个,并且相邻的图形化介质膜之间具有间隔间隙,图形化介质膜的图形化为圆形、三角形、多边形或者条纹状,图形化介质膜由二氧化硅、氮化硅、氮化钛、金属介质层或多晶氧化铝制成。本发明解决了氮化物电子功率器件异质生长中遇到的应力问题,有利于提高器件性能。

A composite substrate for preparing nitride electronic devices and a preparation method thereof, the composite substrate comprising a silicon substrate, an aluminum nitride layer and a patterned dielectric film, the aluminum nitride layer being prepared on the silicon substrate, the patterned dielectric film being prepared on the aluminum nitride layer, the patterned dielectric film having a plurality of patterns, and having interval gaps between adjacent patterned dielectric films, the patterned dielectric film being patterned in a circular, triangular, polygonal or striped shape, and the patterned dielectric film being made of silicon dioxide, silicon nitride, titanium nitride, a metal dielectric layer or polycrystalline aluminum oxide. The present invention solves the stress problem encountered in the heterogeneous growth of nitride electronic power devices, and is conducive to improving device performance.

Description

一种用于制备氮化物电子器件的复合衬底及其制备方法A composite substrate for preparing nitride electronic devices and its preparation method

技术领域technical field

本发明属于半导体光电子器件技术领域,具体地说是一种用于制备氮化物电子器件的复合衬底及其制备方法。The invention belongs to the technical field of semiconductor optoelectronic devices, in particular to a composite substrate for preparing nitride electronic devices and a preparation method thereof.

背景技术Background technique

以Si、GaN、SiC及其相应的化合物InGaN、AlN、AlGaN为主第三代半导体器件在近来备受关注,并取得了理论重大突破,部分领域实现了产业化的应用。例如,碳化硅的功率器件完成了产业前的研究,并在小范围电力领域实现了民用化应用。氮化物的高耐压、高迁移率及高饱和载流子浓度是第三代半导体的共同特征,有望突破现有硅器件极限的基础上大规模应用。The third-generation semiconductor devices based on Si, GaN, SiC and their corresponding compounds InGaN, AlN, and AlGaN have recently attracted much attention, and have achieved major theoretical breakthroughs, and some fields have achieved industrial applications. For example, silicon carbide power devices have completed pre-industrial research and achieved civilian applications in the small-scale power field. The high withstand voltage, high mobility and high saturation carrier concentration of nitride are the common characteristics of the third-generation semiconductors, which are expected to break through the limits of existing silicon devices for large-scale applications.

目前,对于现在GaN基的光电子器件一般是以Si、蓝宝石、SiC为衬底的异质外延器件制备,缺少GaN衬底。基于大失配的氮化物异质外延应用较为广泛。大失配异质外延存在较大的晶格失配和热应力失配的问题,晶格失配会引入较高的位错密度,热应力会引起龟裂问题。现有氮化镓光电子器件的外延技术主要在MOCVD反应室原位进行工艺参数调节(温度、时间、流量、压强等)与插入层技术等,而这些外延技术一般牺牲晶体质量来释放应力,或者反之。很难同时达到晶体质量提高及应力释放的效果。应力及高位错密度成为困扰氮化镓器件性能提高的主要问题。应力问题尤其在大尺寸硅片衬底的氮化物电子器件中更加严重。在现有的技术基础上进一步提高氮化物的器件性能,需要同时兼顾应力释放及提高晶体质量的技术。At present, GaN-based optoelectronic devices are generally prepared with Si, sapphire, and SiC substrates as heterogeneous epitaxial devices, lacking GaN substrates. Nitride heteroepitaxy based on large mismatch is widely used. Large mismatch heteroepitaxy has problems of large lattice mismatch and thermal stress mismatch, lattice mismatch will introduce higher dislocation density, and thermal stress will cause cracking problems. The existing epitaxial technology of gallium nitride optoelectronic devices is mainly to adjust the process parameters (temperature, time, flow, pressure, etc.) on the contrary. It is difficult to achieve the effects of crystal quality improvement and stress release at the same time. Stress and high dislocation density have become the main problems that plague the performance improvement of GaN devices. The stress problem is especially serious in nitride electronic devices with large silicon wafer substrates. Further improving the device performance of nitrides on the basis of existing technologies requires a technology that simultaneously takes stress relief and crystal quality into consideration.

发明内容Contents of the invention

本发明要解决的技术问题是提供一种用于制备氮化物电子器件的复合衬底及其制备方法,有利于提高电子器件的性能。The technical problem to be solved by the present invention is to provide a composite substrate for preparing nitride electronic devices and a preparation method thereof, which is beneficial to improving the performance of electronic devices.

为了解决上述技术问题,本发明采取以下技术方案:In order to solve the above technical problems, the present invention takes the following technical solutions:

一种用于制备氮化物电子器件的复合衬底,所述复合衬底包括硅衬底、氮化铝层和图形化介质膜,氮化铝层制备在硅衬底上,图形化介质膜制备在氮化铝层上,该图形化介质膜具有若干个,并且相邻的图形化介质膜之间具有间隔间隙。A composite substrate for preparing nitride electronic devices, the composite substrate includes a silicon substrate, an aluminum nitride layer and a patterned dielectric film, the aluminum nitride layer is prepared on the silicon substrate, and the patterned dielectric film is prepared On the aluminum nitride layer, there are several patterned dielectric films, and there are gaps between adjacent patterned dielectric films.

所述图形化介质膜的图形化为圆形、三角形、多边形或者条纹状。The patterning of the patterned dielectric film is circular, triangular, polygonal or striped.

所述图形化介质膜由二氧化硅、氮化硅、氮化钛、金属介质层或多晶氧化铝制成。The patterned dielectric film is made of silicon dioxide, silicon nitride, titanium nitride, metal dielectric layer or polycrystalline aluminum oxide.

所述相邻图形化介质膜之间的间隔间隙为10nm-2um。The gap between the adjacent patterned dielectric films is 10nm-2um.

所述氮化铝层为至少一层的准单晶或者单晶。The aluminum nitride layer is at least one layer of quasi-single crystal or single crystal.

所述氮化铝层的厚度为20nm-2um。The thickness of the aluminum nitride layer is 20nm-2um.

所述硅衬底为N型、P型或者本征,尺寸范围为2-16英寸,厚度为200um-2mm。The silicon substrate is N-type, P-type or intrinsic, with a size range of 2-16 inches and a thickness of 200um-2mm.

一种复合衬底的制备方法,包括以下步骤:A method for preparing a composite substrate, comprising the steps of:

选择N型、P型或者本征的硅衬底;Choose N-type, P-type or intrinsic silicon substrate;

在硅衬底上制备一层氮化铝层;preparing an aluminum nitride layer on a silicon substrate;

在氮化铝层上制备一层介质膜;preparing a layer of dielectric film on the aluminum nitride layer;

利用甩胶的方法在介质膜表面制备一层胶层;A layer of glue is prepared on the surface of the dielectric film by the method of throwing glue;

通过纳米压印对介质膜进行图形化处理,利用图形模板对胶层进行压挤,在胶层上形成与图形模板相同的图形,此时部分介质膜直接裸露,部分介质膜被胶层上的图形遮盖;The dielectric film is patterned by nanoimprinting, and the adhesive layer is squeezed with a graphic template to form the same pattern as the graphic template on the adhesive layer. At this time, part of the dielectric film is directly exposed, and part of the dielectric film is covered by the adhesive layer. graphics masking;

通过化学腐蚀或者物理刻蚀的方法去除直接裸露的介质膜;Remove the directly exposed dielectric film by chemical etching or physical etching;

再通过化学腐蚀方法去除覆盖着介质膜的胶层图形,得到图形化介质膜/氮化铝层/硅衬底结构的复合衬底。Then remove the adhesive layer pattern covering the dielectric film by chemical etching, and obtain a composite substrate with a patterned dielectric film/aluminum nitride layer/silicon substrate structure.

所述氮化铝层通过MOCVD、PLD或溅射或化学方式在硅衬底上制备。The aluminum nitride layer is prepared on the silicon substrate by MOCVD, PLD or sputtering or chemical methods.

所述介质膜通过PECVD、PLD、PVD、溅射、蒸镀或化学溶液旋涂方式制备。The dielectric film is prepared by PECVD, PLD, PVD, sputtering, vapor deposition or chemical solution spin coating.

本发明制备的复合衬底,均匀性较好,图形周期尺寸较小,有利于提高氮化物的晶体质量,对于氮化物电子器件异质外延的应力释放有较好的效果,对硅基氮化物电子器件性能有良好的改善作用。The composite substrate prepared by the invention has better uniformity and smaller pattern period size, which is conducive to improving the crystal quality of nitrides, and has a better effect on the stress release of nitride electronic devices heterogeneous epitaxy, and has a better effect on silicon-based nitrides. The performance of electronic devices has a good effect of improving.

附图说明Description of drawings

附图1为本发明复合衬底的剖面示意图;Accompanying drawing 1 is the schematic sectional view of composite substrate of the present invention;

附图2为本发明方法的制备过程示意图;Accompanying drawing 2 is the preparation process schematic diagram of the inventive method;

附图3为本发明复合衬底制备电子器件的剖面示意图。Accompanying drawing 3 is the schematic cross-sectional view of the electronic device prepared by the composite substrate of the present invention.

具体实施方式detailed description

为了便于本领域技术人员的理解,下面结合附图对本发明作进一步的描述。In order to facilitate the understanding of those skilled in the art, the present invention will be further described below in conjunction with the accompanying drawings.

如附图1所示,一种用于制备氮化物电子器件的复合衬底,所述复合衬底包括硅衬底1、氮化铝层2和图形化介质膜3,氮化铝层2制备在硅衬底1上,图形化介质膜3制备在氮化铝层2上,该图形化介质膜具有若干个,并且相邻的图形化介质膜之间具有间隔间隙4,该间隔间隙为10nm-2um,具体数值可以该范围区间内灵活选择。可通过MOCVD、PLD、溅射等物理或者化学的方法在硅衬底上制备氮化铝层。氮化铝层的厚度为20nm-2um,最佳为80nm-500nm,该氮化铝层可以为准单晶、单晶的单层或者多层,即可以为一层,两层,三层或者其他数量。As shown in accompanying drawing 1, a kind of composite substrate for preparing nitride electronic device, described composite substrate comprises silicon substrate 1, aluminum nitride layer 2 and patterned dielectric film 3, and aluminum nitride layer 2 is prepared On the silicon substrate 1, a patterned dielectric film 3 is prepared on the aluminum nitride layer 2. There are several patterned dielectric films, and there are gaps 4 between adjacent patterned dielectric films, and the gap is 10 nm. -2um, the specific value can be flexibly selected within this range. An aluminum nitride layer can be prepared on a silicon substrate by physical or chemical methods such as MOCVD, PLD, and sputtering. The thickness of the aluminum nitride layer is 20nm-2um, preferably 80nm-500nm. The aluminum nitride layer can be a quasi-single crystal, a single layer or multiple layers of single crystal, that is, one layer, two layers, three layers or other quantities.

所述图形化介质膜的图形化为圆形、三角形、多边形或者条纹状,或者其他形状,以上列举并非是限定。图形化介质膜由二氧化硅、氮化硅、氮化钛、金属介质层或多晶氧化铝制成。The patterning of the patterned dielectric film is circular, triangular, polygonal, or striped, or other shapes, and the above list is not limited. The patterned dielectric film is made of silicon dioxide, silicon nitride, titanium nitride, metal dielectric layer or polycrystalline aluminum oxide.

所述硅衬底为N型、P型或者本征,尺寸范围为2-16英寸,厚度为200um-2mm。The silicon substrate is N-type, P-type or intrinsic, with a size range of 2-16 inches and a thickness of 200um-2mm.

通过在氮化铝层/硅衬底双层结构上制备图形化介质膜,对应力的释放具有较好的效果。By preparing a patterned dielectric film on the aluminum nitride layer/silicon substrate double-layer structure, it has a good effect on stress release.

此外,如附图2所示,本发明还揭示了一种复合衬底的制备方法,包括以下步骤:In addition, as shown in accompanying drawing 2, the present invention also discloses a preparation method of a composite substrate, comprising the following steps:

S1,选择N型、P型或者本征的硅衬底1。本实施例中选择8英寸<111>晶向的P型硅衬底。S1, select N-type, P-type or intrinsic silicon substrate 1 . In this embodiment, a P-type silicon substrate with an 8-inch <111> crystal orientation is selected.

S2,在硅衬底1上制备一层氮化铝层2。可通过MOCVD、PLD或溅射或化学方式在硅衬底上制备,在本实施例中,采用MOCVD方法沉积一层100nm厚的氮化铝层。S2, preparing an aluminum nitride layer 2 on the silicon substrate 1. It can be prepared on a silicon substrate by MOCVD, PLD, sputtering or chemical methods. In this embodiment, a 100nm thick aluminum nitride layer is deposited by MOCVD method.

S3,在氮化铝层2上制备一层介质膜3。可通过PECVD、PLD、PVD、溅射、蒸镀或化学溶液旋涂方式制备,本实施例中采用PECVD制备厚度为50nm的一层介质膜。S3, preparing a layer of dielectric film 3 on the aluminum nitride layer 2. It can be prepared by PECVD, PLD, PVD, sputtering, vapor deposition or chemical solution spin coating. In this embodiment, PECVD is used to prepare a layer of dielectric film with a thickness of 50 nm.

S4,利用甩胶的方法在介质膜表面3制备一层50nm的胶层5。S4, preparing a layer of 50nm glue layer 5 on the surface 3 of the dielectric film by using the glue-spinning method.

S5,通过纳米压印对介质膜3进行图形化处理,利用图形模板7对胶层5进行压挤,在胶层5上形成与图形模板7相同的图形6,介质膜/氮化铝层/硅衬底形成胶层图形阵列,此时部分介质膜直接裸露,部分介质膜被胶层上的图形遮盖形成胶层/介质膜图形8。图形模板的图形为圆形陈列,其圆的直径为20nm,圆与圆之间的距离为10nm。S5, the dielectric film 3 is patterned by nanoimprinting, the adhesive layer 5 is squeezed by the graphic template 7, and the same pattern 6 as the graphic template 7 is formed on the adhesive layer 5, the dielectric film/aluminum nitride layer/ The silicon substrate forms an array of adhesive layer patterns. At this time, part of the dielectric film is directly exposed, and part of the dielectric film is covered by the pattern on the adhesive layer to form an adhesive layer/dielectric film pattern 8 . The graphic of the graphic template is a circular display, the diameter of the circle is 20nm, and the distance between the circles is 10nm.

S6,通过化学腐蚀或者物理刻蚀的方法去除直接裸露的介质膜。放入ICP腔室进行刻蚀,刻蚀功率为3KW,刻蚀气体三氯化硼的流量为100 SCCM,把直接裸露的氮化铝层进行刻蚀去除,被胶层的图形覆盖的介质膜保留下来。S6, removing the directly exposed dielectric film by chemical etching or physical etching. Put it into the ICP chamber for etching, the etching power is 3KW, the flow rate of the etching gas boron trichloride is 100 SCCM, and the directly exposed aluminum nitride layer is etched and removed, and the dielectric film covered by the pattern of the adhesive layer save.

S7,再通过化学腐蚀方法去除覆盖着介质膜的胶层图形,得到图形化介质膜9/氮化铝层2/硅衬底1结构的复合衬底。从ICP腔室中取出刻蚀后样品,放进化学腐蚀液BOE里面进行去胶处理,将胶层去除干净。S7, removing the adhesive layer pattern covering the dielectric film by chemical etching to obtain a composite substrate with a patterned dielectric film 9/aluminum nitride layer 2/silicon substrate 1 structure. Take out the etched sample from the ICP chamber, put it into the chemical etching solution BOE for degumming treatment, and remove the glue layer.

在利用该复合衬底制备电子器件时,如附图3所示,利用MOCVD在图形化介质膜3/氮化铝层2\硅衬底1构成的复合衬底上进行氮化镓HEMT器件10生长。由于在MOCVD里面进行生长时,单晶氮化镓只在图形化的氮化铝层表面上进行,最终通过横向外延把原来的间隔区域(没有氮化铝种子层区域)覆盖,形成统一的单晶氮化镓,而区域4A只会形成多晶氮化镓或者空气隙,从而减少了氮化镓HEMT器件10与硅衬底1的接触面积,有利于应力释放,从而减少HEMT龟裂问题。When using this composite substrate to prepare electronic devices, as shown in Figure 3, use MOCVD to perform GaN HEMT device 10 on the composite substrate composed of patterned dielectric film 3/aluminum nitride layer 2\silicon substrate 1 grow. Since the single crystal gallium nitride is only grown on the surface of the patterned aluminum nitride layer when growing in MOCVD, the original spacer region (without the aluminum nitride seed layer region) is finally covered by lateral epitaxy to form a unified single crystalline GaN, and only polycrystalline GaN or air gaps are formed in the region 4A, thereby reducing the contact area between the GaN HEMT device 10 and the silicon substrate 1, which is beneficial to stress release, thereby reducing HEMT cracking.

需要说明的是,以上所述并非是对本发明的限定,在不脱离本发明的创造构思的前提下,任何显而易见的替换均在本发明的保护范围之内。It should be noted that the above description is not a limitation of the present invention, and any obvious replacements are within the protection scope of the present invention without departing from the inventive concept of the present invention.

Claims (10)

1. a kind of compound substrate for preparing nitride electronic devices, it is characterised in that the compound substrate include silicon substrate, Aln layer and patterned media film, aln layer are prepared on a silicon substrate, and patterned media film preparation, should on aln layer Patterned media film has several, and has interval gap between adjacent patterned media film.
2. the compound substrate for preparing nitride electronic devices according to claim 1, it is characterised in that the figure That changes deielectric-coating is patterned into circle, triangle, polygon or striated.
3. the compound substrate for preparing nitride electronic devices according to claim 2, it is characterised in that the figure Change deielectric-coating to be made up of silica, silicon nitride, titanium nitride, metallic dielectric layer or polycrystal alumina.
4. the compound substrate for preparing nitride electronic devices according to claim 3, it is characterised in that described adjacent Interval gap between patterned media film is 10nm-2um.
5. the compound substrate for preparing nitride electronic devices according to claim 4, it is characterised in that the nitridation Aluminium lamination is at least one layer of quasi- monocrystalline or monocrystalline.
6. the compound substrate for preparing nitride electronic devices according to claim 5, it is characterised in that the nitridation The thickness of aluminium lamination is 20nm-2um.
7. the compound substrate for preparing nitride electronic devices according to claim 6, it is characterised in that the silicon lining Bottom is N-type, p-type or intrinsic, and size range is 2-16 inches, and thickness is 200um-2mm.
8. a kind of preparation method of compound substrate according to any one of claim 1-7, comprises the following steps:
Selection N-type, p-type or intrinsic silicon substrate;
One layer of aln layer is prepared on a silicon substrate;
A layer dielectric is prepared on aln layer;
Using the method for whirl coating one layer of glue-line is prepared on deielectric-coating surface;
Treatment is patterned to deielectric-coating by nano impression, glue-line is extruded using graphics template, the shape on glue-line Into with graphics template identical figure, now certain media film is directly exposed, certain media film by glue-line figure cover;
Directly exposed deielectric-coating is removed by the method for chemical attack or physical etchings;
The glue-line figure for being covered with deielectric-coating is removed by chemical corrosion method again, patterned media film/aln layer/silicon is obtained The compound substrate of substrat structure.
9. the preparation method of compound substrate according to claim 8, it is characterised in that the aln layer by MOCVD, PLD or sputtering or chemical mode are prepared on a silicon substrate.
10. the preparation method of compound substrate according to claim 9, it is characterised in that the deielectric-coating by PECVD, It is prepared by PLD, PVD, sputtering, evaporation or chemical solution spin coating mode.
CN201710137611.4A 2017-03-09 2017-03-09 A composite substrate for preparing nitride electronic devices and its preparation method Pending CN106910675A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710137611.4A CN106910675A (en) 2017-03-09 2017-03-09 A composite substrate for preparing nitride electronic devices and its preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710137611.4A CN106910675A (en) 2017-03-09 2017-03-09 A composite substrate for preparing nitride electronic devices and its preparation method

Publications (1)

Publication Number Publication Date
CN106910675A true CN106910675A (en) 2017-06-30

Family

ID=59186290

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710137611.4A Pending CN106910675A (en) 2017-03-09 2017-03-09 A composite substrate for preparing nitride electronic devices and its preparation method

Country Status (1)

Country Link
CN (1) CN106910675A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109461656A (en) * 2018-10-31 2019-03-12 苏州汉骅半导体有限公司 Method, semi-conductor device manufacturing method
CN111029256A (en) * 2019-11-25 2020-04-17 清华大学 Method for patterning aluminum nitride and silicon carbide composite structure and composite structure
CN112133632A (en) * 2020-09-16 2020-12-25 深圳市汇芯通信技术有限公司 Method and HEMT for reducing stress of high electron mobility transistor HEMT
CN114420402A (en) * 2021-12-16 2022-04-29 钢铁研究总院 High-orientation and high-resistivity stripe type magnetic film and preparation method thereof

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1518134A (en) * 2003-01-21 2004-08-04 ���ǵ�����ʽ���� Method for fabricating high-efficiency semiconductor devices
CN101145516A (en) * 2007-09-29 2008-03-19 中国电子科技集团公司第五十五研究所 Silicon base nitride single crystal thin film epitaxial structure and growth method
CN101192635A (en) * 2006-11-24 2008-06-04 杭州士兰明芯科技有限公司 Grid type separate luminous diode epitaxial slice and method of manufacture
CN101820041A (en) * 2010-04-01 2010-09-01 晶能光电(江西)有限公司 Method and structure for reducing epitaxial stress of silicon substrate LED
CN101908587A (en) * 2010-06-23 2010-12-08 山东华光光电子有限公司 Manufacturing method of GaN-based LED by annealing to strip and inverse SiC substrate
CN102142487A (en) * 2010-12-31 2011-08-03 东莞市中镓半导体科技有限公司 Method for preparing graphical GaN substrate
CN102304760A (en) * 2011-08-12 2012-01-04 青岛铝镓光电半导体有限公司 Composite substrate, preparation method of composite substrate and method for preparing single crystal thick film through hetero-epitaxy
CN103219434A (en) * 2012-01-18 2013-07-24 陈敏璋 Composite substrate, manufacturing method thereof and light emitting component
CN103682016A (en) * 2012-08-30 2014-03-26 上海华虹宏力半导体制造有限公司 Manufacturing method for GaN epitaxy or substrate
CN103779449A (en) * 2012-10-17 2014-05-07 江苏汉莱科技有限公司 Composite substrate for growing gallium nitride thin film and preparation method and application thereof
CN103915537A (en) * 2013-01-09 2014-07-09 理想能源设备(上海)有限公司 Growth method of compound semiconductor epitaxial layer on silicon substrate and device structure with epitaxial layer

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1518134A (en) * 2003-01-21 2004-08-04 ���ǵ�����ʽ���� Method for fabricating high-efficiency semiconductor devices
CN101192635A (en) * 2006-11-24 2008-06-04 杭州士兰明芯科技有限公司 Grid type separate luminous diode epitaxial slice and method of manufacture
CN101145516A (en) * 2007-09-29 2008-03-19 中国电子科技集团公司第五十五研究所 Silicon base nitride single crystal thin film epitaxial structure and growth method
CN101820041A (en) * 2010-04-01 2010-09-01 晶能光电(江西)有限公司 Method and structure for reducing epitaxial stress of silicon substrate LED
CN101908587A (en) * 2010-06-23 2010-12-08 山东华光光电子有限公司 Manufacturing method of GaN-based LED by annealing to strip and inverse SiC substrate
CN102142487A (en) * 2010-12-31 2011-08-03 东莞市中镓半导体科技有限公司 Method for preparing graphical GaN substrate
CN102304760A (en) * 2011-08-12 2012-01-04 青岛铝镓光电半导体有限公司 Composite substrate, preparation method of composite substrate and method for preparing single crystal thick film through hetero-epitaxy
CN103219434A (en) * 2012-01-18 2013-07-24 陈敏璋 Composite substrate, manufacturing method thereof and light emitting component
CN103682016A (en) * 2012-08-30 2014-03-26 上海华虹宏力半导体制造有限公司 Manufacturing method for GaN epitaxy or substrate
CN103779449A (en) * 2012-10-17 2014-05-07 江苏汉莱科技有限公司 Composite substrate for growing gallium nitride thin film and preparation method and application thereof
CN103915537A (en) * 2013-01-09 2014-07-09 理想能源设备(上海)有限公司 Growth method of compound semiconductor epitaxial layer on silicon substrate and device structure with epitaxial layer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
陆晓东: "《光子晶体材料在集成光学和光伏中的应用》", 31 October 2014 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109461656A (en) * 2018-10-31 2019-03-12 苏州汉骅半导体有限公司 Method, semi-conductor device manufacturing method
US11049943B2 (en) 2018-10-31 2021-06-29 Suzhou Han Hua Semiconductor Co., Ltd. Method for forming III-nitride semiconductor device and the III-nitride semiconductor device
CN111029256A (en) * 2019-11-25 2020-04-17 清华大学 Method for patterning aluminum nitride and silicon carbide composite structure and composite structure
CN111029256B (en) * 2019-11-25 2022-10-04 清华大学 Aluminum nitride and silicon carbide composite structure patterning method and composite structure
CN112133632A (en) * 2020-09-16 2020-12-25 深圳市汇芯通信技术有限公司 Method and HEMT for reducing stress of high electron mobility transistor HEMT
CN114420402A (en) * 2021-12-16 2022-04-29 钢铁研究总院 High-orientation and high-resistivity stripe type magnetic film and preparation method thereof

Similar Documents

Publication Publication Date Title
CN110783167B (en) Preparation method of semiconductor material patterned substrate, material film and device
WO2006108359A1 (en) METHOD OF FABRICATING InGaAlN FILM AND LIGHT-EMITTING DEVICE ON A SILICON SUBSTRATE
CN105489723B (en) Nitride bottom and preparation method thereof
CN106374023B (en) The nonpolar nano-pillar LED and preparation method thereof being grown on lithium gallium oxide substrate
CN111261759B (en) A kind of aluminum nitride epitaxial structure and growth method thereof
CN106910675A (en) A composite substrate for preparing nitride electronic devices and its preparation method
CN104037293B (en) Light-emitting diode (LED) epitaxial wafer growing on Si patterned substrate and preparation process of LED epitaxial wafer
CN206558530U (en) A kind of deep ultraviolet LED chip
TW201220361A (en) Epitaxial substrate, semiconductor light-emitting device using such epitaxial substrate and fabrication thereof
CN113066911B (en) LED epitaxial wafer substrate structure and preparation method thereof, LED chip and preparation method thereof
CN109103070A (en) Method based on nano graph silicon substrate preparation high quality thick film AlN
CN102214557A (en) Preparation method for semi-polar non-polar GaN self-support substrate
CN103137812A (en) Light-emitting diode
CN102208497B (en) Preparation method of semi-polarity or nonpolar GaN composite substrate on silicon substrate
CN105826438B (en) A kind of light emitting diode with metal buffer layer and preparation method thereof
CN100483738C (en) Self-supporting SiC based GaN apparatus and its manufacturing method
CN103137796A (en) Preparing method of light-emitting diode
CN210805810U (en) Silicon-based gallium nitride epitaxial structure
CN106876250B (en) Method for Epitaxial Growth of Gallium Nitride Thin Film Material
CN102978695A (en) Invisible Structure Substrate for Epitaxial Growth of Semiconductor Devices
WO2021226839A1 (en) Group iii nitride structure and manufacturing method therefor
CN114717657B (en) Method for growing nickel oxide monocrystal film based on plasma-assisted laser molecular beam epitaxy
TW202405223A (en) A heteroepitaxial wafer for the deposition of gallium nitride
CN116590795A (en) A method of growing single crystal GaN self-supporting substrate by using ceramic substrate
CN104362080A (en) Method for growing GaN-base thin film materials on Si substrate selectively

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170630

RJ01 Rejection of invention patent application after publication