CN106229313B - Power device and preparation method thereof - Google Patents
Power device and preparation method thereof Download PDFInfo
- Publication number
- CN106229313B CN106229313B CN201610556683.8A CN201610556683A CN106229313B CN 106229313 B CN106229313 B CN 106229313B CN 201610556683 A CN201610556683 A CN 201610556683A CN 106229313 B CN106229313 B CN 106229313B
- Authority
- CN
- China
- Prior art keywords
- trenches
- region
- source
- source region
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/669—Vertical DMOS [VDMOS] FETs having voltage-sensing or current-sensing structures, e.g. emulator sections or overcurrent sensing cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
- H10D62/152—Source regions of DMOS transistors
- H10D62/154—Dispositions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
技术领域technical field
本公开涉及半导体领域,尤其涉及功率器件及其制备方法。The present disclosure relates to the field of semiconductors, in particular to a power device and a manufacturing method thereof.
背景技术Background technique
对于功率器件,为了监控该器件工作状态,要定量(通常是按主器件电流量缩小一个比例系数,这个系数一般用CSR表示)适时全量程测量该器件传导的电流量,以确保该器件的安全可靠,例如汽车电子领域。传统地,可以在整个器件(称为主器件)内选择一个适当位置耦合进诸如镜像电流器件的电流传感器件来提供这种测量。电流传感器件与主器件的耦合与隔离是非常重要的。For power devices, in order to monitor the working status of the device, it is necessary to quantitatively (usually reduce a proportional factor according to the current of the main device, and this coefficient is generally expressed in CSR) to measure the current conducted by the device in a timely and full range to ensure the safety of the device Reliable, such as in the field of automotive electronics. Traditionally, a current sensing device, such as a current mirror device, can be coupled in at an appropriate location within the overall device (called a master device) to provide this measurement. Coupling and isolation of the current sensing device from the host device is very important.
发明内容Contents of the invention
根据本公开的一方面,提供一种功率器件,包括:第一器件,第一器件具有多个第一源区,并具有多个第一沟槽,其中,多个第一沟槽把多个第一源区彼此电学隔离;至少一个第二器件,第二器件具有多个第二源区并具有多个第二沟槽,多个第二沟槽把多个第二源区彼此电学隔离,其中第二器件内嵌在第一器件中,并且第二器件的第二沟槽与第一器件的相应的第一沟槽相连通,其中,第二器件的第二源区与第一器件的第一源区通过金属间距区被电学隔离,并且其中所述第一器件和所述第二器件的体区内除了沟槽的部分均为有源区。According to an aspect of the present disclosure, there is provided a power device, including: a first device having a plurality of first source regions and a plurality of first trenches, wherein the plurality of first trenches connect a plurality of The first source regions are electrically isolated from each other; at least one second device, the second device has a plurality of second source regions and has a plurality of second trenches, and the plurality of second trenches electrically isolates the plurality of second source regions from each other, Wherein the second device is embedded in the first device, and the second trench of the second device communicates with the corresponding first trench of the first device, wherein, the second source region of the second device communicates with the first device The first source region is electrically isolated by the metal spacer region, and the body regions of the first device and the second device except the trench are all active regions.
根据本公开的一方面,提供一种功率器件的制备方法,包括:提供衬底;在衬底上形成第一器件的体区和至少一个第二器件的体区;在第一器件的体区内形成用于第一器件的多个第一沟槽,并在第二器件的体区内形成用于第二器件的多个第二沟槽,其中第二器件的第二沟槽与第一器件的相应的第一沟槽相连通;形成用于第一器件的多个第一源区和用于第二器件的多个第二源区,其中,多个第一源区通过多个第一沟槽被彼此电学隔离,多个第二源区通过多个第二沟槽被彼此电学隔离;其中,第二器件的第二源区与第一器件的第一源区通过金属间距区被电学隔离,并且其中第一器件和所述第二器件的体区内除了沟槽的部分均为有源区。According to an aspect of the present disclosure, a method for fabricating a power device is provided, including: providing a substrate; forming a body region of a first device and a body region of at least one second device on the substrate; A plurality of first trenches for the first device are formed in the body region of the second device, and a plurality of second trenches for the second device are formed in the body region of the second device, wherein the second trenches of the second device are connected to the first The corresponding first trenches of the devices are connected; forming a plurality of first source regions for the first device and a plurality of second source regions for the second device, wherein the plurality of first source regions pass through the plurality of first source regions A trench is electrically isolated from each other, and a plurality of second source regions are electrically isolated from each other through the plurality of second trenches; wherein, the second source region of the second device and the first source region of the first device are separated by a metal spacer region Electrically isolated, and wherein the body regions of the first device and the second device are active regions except for the trenches.
根据本公开的功率器件及其制备方法,第一器件与第二器件以特有的方式耦合与隔离,并且由于第二器件与第一器件相嵌的部分没有另外的高浓度扩散区(即没有去源区),第二器件的嵌入是平顺的并不会给第一器件造成结构上的改变,因此不会对第一器件的电流电压性能造成任何不利影响。此外,第二器件与第一器件相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。According to the power device and its manufacturing method of the present disclosure, the first device and the second device are coupled and isolated in a unique manner, and since the part where the second device and the first device are embedded does not have another high-concentration diffusion region (that is, there is no source region), the embedding of the second device is smooth and does not cause structural changes to the first device, and therefore does not cause any adverse effects on the current-voltage performance of the first device. In addition, the embedded part of the second device and the first device has no desource region, so this part can still contribute to the current supply, so that no chip area is wasted.
附图说明Description of drawings
通过参考附图会更加清楚地理解本发明的特征和优点,附图是示意性的而不应理解为对本公开进行任何限制,在附图中:The features and advantages of the present invention will be more clearly understood by reference to the accompanying drawings, which are schematic and should not be construed as limiting the disclosure in any way, in which:
图1是示出根据本公开一个示例性实施例的功率器件的简化平面视图;FIG. 1 is a simplified plan view illustrating a power device according to an exemplary embodiment of the present disclosure;
图2是示出根据本公开一个示例性实施例的功率器件的细节的平面视图;FIG. 2 is a plan view illustrating details of a power device according to an exemplary embodiment of the present disclosure;
图3-图5分别示出图2中沿A-A、B-B、C-C的剖面视图;Fig. 3-Fig. 5 shows the sectional view along A-A, B-B, C-C in Fig. 2 respectively;
图6是示出根据本公开一个示例性实施例的功率器件的细节的平面视图;FIG. 6 is a plan view illustrating details of a power device according to an exemplary embodiment of the present disclosure;
图7-图8分别示出图6中沿D-D、E-E的剖面视图;Fig. 7-Fig. 8 shows the sectional view along D-D, E-E in Fig. 6 respectively;
图9是示出图6中位置601~603处的剖面视图;Fig. 9 is a sectional view showing positions 601-603 in Fig. 6;
图10是示出根据本公开一个示例性实施例的功率器件的细节的平面视图;FIG. 10 is a plan view illustrating details of a power device according to an exemplary embodiment of the present disclosure;
图11-图13分别示出图10中沿F-F、G-G、H-H的剖面视图;Fig. 11-Fig. 13 respectively show the sectional view along F-F, G-G, H-H in Fig. 10;
图14是示出图10中位置1001处的剖面视图;以及Figure 14 is a sectional view showing position 1001 in Figure 10; and
图15是示出根据本公开一个示例性实施例的功率器件的制备方法的流程图。FIG. 15 is a flowchart illustrating a method of manufacturing a power device according to an exemplary embodiment of the present disclosure.
具体实施方式Detailed ways
下面对本公开的实施例的详细描述涵盖了许多具体细节,以便提供对本公开实施例的全面理解。但是,对于本领域技术人员来说显而易见的是,本发明可以在不需要这些具体细节中的一些细节的情况下实施。下面对实施例的描述仅仅是为了通过示出本发明的示例来提供对本发明更清楚的理解。本发明绝不限于下面所提出的任何具体配置,而是在不脱离本发明的精神的前提下覆盖了相关元素、部件的任何修改、替换和改进。The following detailed description of the embodiments of the present disclosure covers numerous specific details in order to provide a thorough understanding of the embodiments of the present disclosure. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some of these specific details. The following description of the embodiments is only to provide a clearer understanding of the present invention by showing examples of the present invention. The present invention is by no means limited to any specific configuration set forth below, but covers any modifications, substitutions and improvements of related elements and parts without departing from the spirit of the present invention.
下面的详细说明实际上仅仅是示例性的,并且无意于限制本发明或本发明的应用和使用。而且,无意于使本发明受限于前述的技术领域、背景技术或下面详细的说明书中提出的所表达或暗示的任何理论。The following detailed description is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to limit the invention to any theory expressed or implied by the preceding technical field, background or the following detailed description.
在本公开中使用了缩写“MOSFET”和“IGBT”,它们分别指金属氧化物半导体场效应晶体管和绝缘栅双极型晶体管。MOSFET和IGBT具有导体栅电极,然而应理解导体材料并非一定是金属材料,而可以是例如金属合金、半金属、金属半导体合金或化合物、掺杂半导体、它们的组合。在本公开中,提及的“金属接触”及类似物应该广义地解释为包括上面讨论的各种导体形式而不意欲仅仅限制为金属化导体。适合用在MOSFET和 IGBT的绝缘材料的非限制示例有氧化物、氮化物、氧氮混合物、有机绝缘材料及其它电介质。The abbreviations "MOSFET" and "IGBT" are used in this disclosure to refer to Metal Oxide Semiconductor Field Effect Transistor and Insulated Gate Bipolar Transistor, respectively. MOSFETs and IGBTs have conductive gate electrodes, however it should be understood that the conductive material is not necessarily a metallic material, but can be, for example, metal alloys, semi-metals, metal-semiconductor alloys or compounds, doped semiconductors, combinations thereof. In this disclosure, references to "metal contacts" and the like should be broadly interpreted to include the various conductor forms discussed above and are not intended to be limited to metallized conductors only. Non-limiting examples of insulating materials suitable for use in MOSFETs and IGBTs are oxides, nitrides, oxygen nitrogen mixtures, organic insulating materials, and other dielectrics.
为了简单清楚地说明,附图说明了通常的结构方式,且可能省略对众所周知的特征和技术的描述和细节,以避免不必要地模糊本发明。另外,附图中的元件不一定是按比例绘制的。例如,可能相对于其它元件或区域而放大了附图中的一些元件或区域的尺寸,以帮助提高对本发明的实施例的理解。For simplicity and clarity of illustration, the drawings illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the present invention. Additionally, elements in the drawings are not necessarily drawn to scale. For example, the size of some of the elements or regions in the figures may be exaggerated relative to other elements or regions to help to improve the understanding of the embodiments of the invention.
在说明书和权利要求书中的诸如“第一”、“第二”、“第三”、“第四”等序数词可用于类似的元件或步骤之间的区分而不必然用于描述一个特定序列或先后顺序。需要理解,如此使用的术语在适当的情况下是可以互换的,以使本文所描述的发明中的实施例,例如,能够按照除了本文说明的或其它方式描述的那些顺次而工作或排列。此外,术语“包含”、“包括”、“具有”以及它们的各种变化,意指覆盖了非排除的包括,以使包括一系列元件或步骤的工艺、方法、产品或设备不必限制为那些元件或步骤,而是可以包括没有明确列出或固有属于这些工艺、方法、产品或设备的其它元件或步骤。这里所使用的术语“连通”定义为直接或间接以电性或非电性方式的连接。如文中所使用的,术语“实质上的”和“实质上地”意味着在实践方式中足以完成所声称的目的,而且那些次要的缺陷,如果有的话,对所声称的目的没有明显的影响。Ordinal numerals such as "first", "second", "third", "fourth" in the description and claims may be used to distinguish between similar elements or steps and not necessarily to describe a specific sequence or sequence. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation or arrangement in sequences other than those illustrated or otherwise described herein . Furthermore, the terms "comprising", "comprising", "having" and variations thereof, are meant to cover non-exclusive inclusions such that a process, method, product or apparatus comprising a series of elements or steps is not necessarily limited to those elements or steps, but may include other elements or steps not explicitly listed or inherent to the process, method, product or apparatus. As used herein, the term "communication" is defined as a direct or indirect electrical or non-electrical connection. As used herein, the terms "substantial" and "substantially" mean sufficient in a practical manner to accomplish the stated purpose and that those minor defects, if any, are not apparent for the stated purpose Impact.
在说明书和权利要求书中的“另外的”是指超正常之外的。例如“另外的高浓度扩散”是指在正常的有源区扩散之外的扩散,并且浓度高于本体浓度。"Additionally" in the specification and claims means other than normal. For example "an additional high concentration diffusion" refers to a diffusion outside of the normal active area diffusion and at a concentration higher than the bulk concentration.
如文中所使用的,术语“衬底”可指半导体衬底,所用半导体不论单晶、多晶还是非晶,并且包括IV族半导体、非IV族半导体、化合物半导体以及有机和无机半导体,并且可以例如是薄膜结构或层叠结构。As used herein, the term "substrate" may refer to a semiconductor substrate, whether the semiconductor used is single crystal, polycrystalline or amorphous, and includes group IV semiconductors, non-group IV semiconductors, compound semiconductors, and organic and inorganic semiconductors, and may Examples are thin-film structures or laminated structures.
为了说明的方便和不受局限,本文用硅半导体来描述功率器件及其制备方法,但是本领域技术人员将会理解也可以使用其它半导体材料。此外,各种器件类型和/或掺杂半导体区域可标记为N型或P型,但这只是为了说明的方便而不意欲限制,并且这样的标记可用“第一导电类型”或“第二、相反导电类型”的更通用的描述来代替,其中第一导电类型既可是N型也可是P型,而且第二导电类型也可是P型或N型。For ease of illustration and without limitation, silicon semiconductors are used herein to describe power devices and methods of making them, but those skilled in the art will understand that other semiconductor materials may also be used. In addition, various device types and/or doped semiconductor regions may be labeled N-type or P-type, but this is for convenience of illustration and not intended to be limiting, and such labels may be "first conductivity type" or "second, instead of the more general description of "opposite conductivity type", where the first conductivity type can be either N-type or P-type, and the second conductivity type can also be P-type or N-type.
根据本公开的一方面,提供一种功率器件,包括:第一器件,第一器件具有多个第一源区并具有多个第一沟槽,其中,多个第一沟槽把多个第一源区彼此电学隔离;至少一个第二器件,第二器件具有多个第二源区并具有多个第二沟槽,多个第二沟槽把多个第二源区彼此电学隔离,其中第二器件内嵌在第一器件中,并且第二器件的第二沟槽与第一器件的相应的第一沟槽相连通,其中,第二器件的第二源区与第一器件的第一源区通过金属间距区被电学隔离,并且其中第一器件和第二器件的体区内除了沟槽的部分均为有源区。According to an aspect of the present disclosure, there is provided a power device, including: a first device having a plurality of first source regions and a plurality of first trenches, wherein the plurality of first trenches A source region is electrically isolated from each other; at least one second device, the second device has a plurality of second source regions and has a plurality of second trenches, and the plurality of second trenches electrically isolates the plurality of second source regions from each other, wherein The second device is embedded in the first device, and the second trench of the second device communicates with the corresponding first trench of the first device, wherein the second source region of the second device communicates with the first trench of the first device. A source region is electrically isolated by the metal spacer region, and the body regions of the first device and the second device are all active regions except for the groove.
在一个实施例中,第二器件的多个第二源区集中排布。In one embodiment, a plurality of second source regions of the second device are concentratedly arranged.
在一个实施例中,第一器件和第二器件被形成在P+N衬底上,并且功率器件为绝缘栅双极型晶体管。在一个实施例中,第一器件和第二器件被形成在N+N衬底上,并且功率器件为金属氧化物半导体场效应晶体管。In one embodiment, the first device and the second device are formed on a P+N substrate, and the power device is an insulated gate bipolar transistor. In one embodiment, the first device and the second device are formed on an N+N substrate, and the power device is a metal oxide semiconductor field effect transistor.
在一个实施例中,第二器件的每个第二源区与第一器件的相应一个第一源区相对应,并且第二器件的每个第二沟槽与第一器件的相应一个第一沟槽直接相连通。在一个实现方式中,功率器件还包括多个第三沟槽,每个第三沟槽与第二器件的一个第二源区相对应,并把与该第二源区相应的两个第二沟槽相连通。第一沟槽、第二沟槽、第三沟槽在结构上相同。在另一实现方式中,第一器件的第一源区具有第一金属接触区,第二器件的第二源区具有第二金属接触区,第一金属接触区的边界与相应第二金属接触区的边界相距一定距离,以使得电流不再能沿平面横向流动。In one embodiment, each second source region of the second device corresponds to a corresponding one of the first source regions of the first device, and each second trench of the second device corresponds to a corresponding one of the first source regions of the first device. The trenches are directly connected. In an implementation manner, the power device further includes a plurality of third trenches, each third trench corresponds to a second source region of the second device, and two second source regions corresponding to the second source region The grooves are connected. The first trench, the second trench and the third trench are identical in structure. In another implementation, the first source region of the first device has a first metal contact region, the second source region of the second device has a second metal contact region, and the boundary of the first metal contact region is in contact with the corresponding second metal contact region. The boundaries of the zones are at such a distance that current can no longer flow laterally across the plane.
在一个实施例中,第二器件的每个第二源区与第一器件的相应两个第一源区相对应,并且功率器件还包括多个第四沟槽,每个第四沟槽呈三端形,与第二器件的一个第二源区相对应,并把与该第二源区相应的两个第二沟槽和与该第二源区相应的两个第一源区之间的第一沟槽相连通。第一沟槽、第二沟槽、第四沟 槽在结构上相同。In one embodiment, each second source region of the second device corresponds to two corresponding first source regions of the first device, and the power device further includes a plurality of fourth trenches, and each fourth trench is in the form of Three-terminal shape, corresponding to a second source region of the second device, and connecting two second trenches corresponding to the second source region and two first source regions corresponding to the second source region The first trench is connected. The first groove, the second groove, and the fourth groove are identical in structure.
根据本公开的功率器件及其制备方法,第一器件与第二器件以特有的方式耦合与隔离,并且由于第二器件与第一器件相嵌的部分没有另外的高浓度扩散区(即,没有去源区),第二器件的嵌入是平顺的并不会给第一器件造成结构上的改变,因此不会对第一器件的电流电压性能造成任何不利影响。此外,第二器件与第一器件相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。According to the power device and its manufacturing method of the present disclosure, the first device and the second device are coupled and isolated in a unique manner, and since the part where the second device is embedded with the first device does not have another high-concentration diffusion region (that is, there is no source region), the embedding of the second device is smooth and does not cause structural changes to the first device, and therefore does not cause any adverse effects on the current and voltage performance of the first device. In addition, the embedded part of the second device and the first device has no desource region, so this part can still contribute to the current supply, so that no chip area is wasted.
下面将参照附图来更详细的描述根据本发明的实施例。Embodiments according to the present invention will be described in more detail below with reference to the accompanying drawings.
图1是示出根据本公开一个示例性实施例的功率器件100的简化平面视图。如图1所示,功率器件100包括第一器件1和第二器件2。在一个示例中,第二器件2可以为电流传感器件,例如镜像电流器件。第二器件 2形成在与第一器件1相同的衬底3上,即,第二器件2和第一器件1被耦合在同一个芯片内,从而第二器件2与第一器件1能够尽可能处于同样的条件(例如温度)下。衬底3可以为P+N衬底,由此功率器件100可为绝缘栅双极型晶体管(IGBT),或者衬底可以为N+N衬底,由此功率器件100可为金属氧化物半导体场效应晶体管(MOSFET)。FIG. 1 is a simplified plan view illustrating a power device 100 according to an exemplary embodiment of the present disclosure. As shown in FIG. 1 , a power device 100 includes a first device 1 and a second device 2 . In one example, the second device 2 may be a current sensing device, such as a mirror current device. The second device 2 is formed on the same substrate 3 as the first device 1, that is, the second device 2 and the first device 1 are coupled in the same chip, so that the second device 2 and the first device 1 can Under the same conditions (eg temperature). The substrate 3 may be a P+N substrate, whereby the power device 100 may be an insulated gate bipolar transistor (IGBT), or the substrate may be an N+N substrate, whereby the power device 100 may be a metal oxide semiconductor Field Effect Transistors (MOSFETs).
第二器件2内嵌于第一器件1中,并且第二器件2与第一器件1被电学隔离。实质上,第二器件2与第一器件1具有相连的漏极和栅极,只不过源区被电学隔离。第二器件2与第一器件1藉由一金属间距区(未图示)而被电学隔离。也就是说,第二器件2的源区与第一器件1的源区可以通过源区金属相距一定间距而被电学隔离。The second device 2 is embedded in the first device 1 , and the second device 2 is electrically isolated from the first device 1 . In essence, the second device 2 has a drain and a gate connected to the first device 1, except that the source region is electrically isolated. The second device 2 is electrically isolated from the first device 1 by a metal spacing region (not shown). That is to say, the source region of the second device 2 and the source region of the first device 1 can be electrically isolated by a certain distance between the source region metal.
如图1所示,功率器件100还包括栅电极引出端4,第一器件1和第二器件2的每一个栅极都与该栅电极引出端4连接。具体地,第一器件1 和第二器件2的各个栅极沟槽中的多晶硅与该栅电极引出端4连接。As shown in FIG. 1 , the power device 100 further includes a gate electrode terminal 4 to which each gate of the first device 1 and the second device 2 is connected. Specifically, the polysilicon in each gate trench of the first device 1 and the second device 2 is connected to the gate electrode terminal 4 .
应理解,虽然第二器件2被图示为大约位于第一器件1的中心部分并且仅一个第二器件2被图示,但是这仅仅是示例。第二器件2可以位于第一器件1的任何其他位置,也可以布置更多个第二器件2,这依赖于芯片的温度分布和具体需求。It should be understood that although the second device 2 is shown approximately in the center portion of the first device 1 and only one second device 2 is shown, this is only an example. The second device 2 can be located in any other position of the first device 1 , and more second devices 2 can also be arranged, which depends on the temperature distribution and specific requirements of the chip.
第二器件2的总有效尺寸面积(即,金属源区面积)与第一器件1的总有效尺寸面积成一定缩小比例(CSR),以便获取与第一器件1的电流成比例的电流。如此,通过第二器件2收集的电流便可确定出第一器件1 传导的电流量,从而实现对第一器件1的状态的监控。The total effective size area of the second device 2 (ie, the area of the metal source region) is scaled down (CSR) to the total effective size area of the first device 1 in order to obtain a current proportional to the current of the first device 1 . In this way, the current collected by the second device 2 can determine the amount of current conducted by the first device 1 , so as to monitor the state of the first device 1 .
图2是示出根据本公开一个实施例的功率器件200的细节的平面视图。如图2所示,功率器件200包括第一器件1和第二器件2。第二器件2 内嵌于第一器件1中,并且第二器件2与第一器件1通过金属间距区5被电学隔离。如上所述,实质上该金属间距区5把第二器件2的源区与第一器件1的源区电学隔开。在图2中,外侧虚线以外的区域表示第一器件1 的金属11,内侧虚线以内的区域表示第二器件2的金属21。更确切地,芯片的最上层为金属层,在外侧虚线以外的区域布满了第一器件1的金属,内侧虚线以内的区域布满第二器件2的金属。两个虚线之间的区域为金属间距区5,以把第一器件1的金属和第二器件2的金属隔开,相应地把第一器件1的源区和第二器件2的源区隔开。在本公开中,金属间距区 5表示第一器件1的金属11和第二器件2的金属21间相距一定间距。FIG. 2 is a plan view showing details of a power device 200 according to one embodiment of the present disclosure. As shown in FIG. 2 , the power device 200 includes a first device 1 and a second device 2 . The second device 2 is embedded in the first device 1 , and the second device 2 is electrically isolated from the first device 1 by the metal spacing region 5 . As mentioned above, substantially the metal spacer region 5 electrically separates the source region of the second device 2 from the source region of the first device 1 . In FIG. 2 , the area outside the outer dotted line represents the metal 11 of the first device 1 , and the area inside the inner dotted line represents the metal 21 of the second device 2 . More precisely, the uppermost layer of the chip is a metal layer, and the area outside the outer dashed line is covered with the metal of the first device 1 , and the area inside the inner dashed line is covered with the metal of the second device 2 . The area between the two dotted lines is the metal spacing area 5, which separates the metal of the first device 1 from the metal of the second device 2, and accordingly separates the source area of the first device 1 from the source area of the second device 2 open. In the present disclosure, the metal spacing region 5 means that there is a certain distance between the metal 11 of the first device 1 and the metal 21 of the second device 2 .
接着参考图2,第一器件1具有多个第一源区12,每个第一源区12 具有其第一金属接触14。第一器件1工作时通过这些第一源区12来收集电流。类似地,第二器件2具有多个第二源区22,每个第一源区22具有其第二金属接触24。第二器件2通过这些第二源区22来收集电流。第二器件2通过所有第二源区22收集的电流与第一器件1通过所有第一源区 12收集的电流应成预定比例关系。通过测量第二器件2收集的电流便能确定出第一器件1传导的电流量,进而实现对第一器件1状态的监控。应理解,这些源区12和22实际上位于金属层的下方,这在后文中图示说明。Referring next to FIG. 2 , the first device 1 has a plurality of first source regions 12 each having its first metal contact 14 . The first device 1 collects current through these first source regions 12 during operation. Similarly, the second device 2 has a plurality of second source regions 22 , each first source region 22 having its second metal contact 24 . The second device 2 collects current through these second source regions 22 . The current collected by the second device 2 through all the second source regions 22 and the current collected by the first device 1 through all the first source regions 12 should have a predetermined proportional relationship. By measuring the current collected by the second device 2 , the amount of current conducted by the first device 1 can be determined, and then the state of the first device 1 can be monitored. It should be understood that these source regions 12 and 22 are actually located below the metal layer, which is illustrated hereinafter.
此外,如图2所示,第一器件1还包括多个第一沟槽13。在一个示例中,第一沟槽13可为条形沟槽。这些第一沟槽13把第一器件1的多个第一源区12彼此电学隔离。类似地,第二器件2还包括多个第二沟槽23。在一个示例中,第二沟槽23可为条形沟槽。这些第二沟槽23把第二器件 2的多个第二源区22彼此电学隔离。如图2所示,第二器件2的第二沟槽 23与第一器件1的相应的第一沟槽13相连通。实质上,第一沟槽13和第二沟槽23实际分别位于第一器件1和第二器件2的体区内,并且第一沟槽 13和第二沟槽23分别对应于第一器件1的栅极和第二器件2的栅极,也就是说,第一器件1的栅极与第二器件2的栅极相连。In addition, as shown in FIG. 2 , the first device 1 further includes a plurality of first trenches 13 . In one example, the first groove 13 may be a strip groove. These first trenches 13 electrically isolate the plurality of first source regions 12 of the first device 1 from each other. Similarly, the second device 2 also includes a plurality of second trenches 23 . In one example, the second groove 23 may be a strip groove. These second trenches 23 electrically isolate the plurality of second source regions 22 of the second device 2 from each other. As shown in FIG. 2 , the second trench 23 of the second device 2 communicates with the corresponding first trench 13 of the first device 1 . In essence, the first trench 13 and the second trench 23 are actually located in the body regions of the first device 1 and the second device 2 respectively, and the first trench 13 and the second trench 23 respectively correspond to the first device 1 The gate of the first device 1 is connected to the gate of the second device 2 , that is, the gate of the first device 1 is connected to the gate of the second device 2 .
此外,如图2所示,第二器件2的每个第二源区22与第一器件1的相应一个第一源区12相对应,并且第二器件2的每个第二沟槽23与第一器件1的相应一个第一沟槽13相连通。功率器件200还包括多个第三沟槽 6。每个第三沟槽6与第二器件2的一个第二源区22相对应,并把与该第二源区22相应的两条第二沟槽23相连通。如图所示,相应地,每个第三沟槽6也与第一器件1的一个第一源区12相对应,并把与该第一源区12 相应的两条第一沟槽13相连通。在一个示例中,第三沟槽6可位于金属间距区5内。第三沟槽6不仅起到栅极的作用,还可以使得第二器件2的源区22与第一器件1的相应的源区12充分隔离。在一个示例中,第三沟槽6可以为条形沟槽。第三沟槽6在结构上与第一沟槽13以及第二沟槽 23相同。In addition, as shown in FIG. 2, each second source region 22 of the second device 2 corresponds to a corresponding one of the first source regions 12 of the first device 1, and each second trench 23 of the second device 2 corresponds to A corresponding one of the first trenches 13 of the first device 1 is connected. The power device 200 also includes a plurality of third trenches 6. Each third trench 6 corresponds to a second source region 22 of the second device 2 , and connects two second trenches 23 corresponding to the second source region 22 . As shown in the figure, correspondingly, each third trench 6 also corresponds to a first source region 12 of the first device 1, and connects two first trenches 13 corresponding to the first source region 12 Pass. In one example, the third trench 6 may be located within the metal spacing region 5 . The third trench 6 not only functions as a gate, but also can fully isolate the source region 22 of the second device 2 from the corresponding source region 12 of the first device 1 . In one example, the third groove 6 may be a strip groove. The third trench 6 is identical to the first trench 13 and the second trench 23 in structure.
更具体地,第二器件2的第二源区22-1与第一器件1的相应一个第一源区12-1相对应。第二器件2的第二沟槽23-1和23-2分别与第一器件1 的相应第一沟槽13-1和13-2相连通。第三沟槽6与第二器件2的第二源区22-1相对应,并把与该第二源区22-1相应的两条第二沟槽23-1和23-2 相连通。此外,如图所示,相应地,第三沟槽6也与第一器件1的第一源区12-1相对应,并把与该第一源区12-1相应的两条第一沟槽13-1和13-2 相连通。More specifically, the second source region 22 - 1 of the second device 2 corresponds to the corresponding one of the first source regions 12 - 1 of the first device 1 . The second trenches 23 - 1 and 23 - 2 of the second device 2 communicate with the corresponding first trenches 13 - 1 and 13 - 2 of the first device 1 , respectively. The third trench 6 corresponds to the second source region 22-1 of the second device 2, and connects the two second trenches 23-1 and 23-2 corresponding to the second source region 22-1. In addition, as shown in the figure, correspondingly, the third trench 6 also corresponds to the first source region 12-1 of the first device 1, and the two first trenches corresponding to the first source region 12-1 The grooves 13-1 and 13-2 are connected.
此外,如图2所示,第二器件2的多个第二源区22虽然以第二沟槽 23被隔开,但是这些第二源区被集中排布,即相邻两个第二源区22间没有相隔任何其他源区。虽然在图2中示出了第二器件2的六个源区以及相应金属接触,但是这仅仅是示意图,第二器件2可以具有更多或更少的源区以及相应金属接触,这依赖于第二器件2与第一器件1的预定比例CSR。In addition, as shown in FIG. 2, although the multiple second source regions 22 of the second device 2 are separated by the second trenches 23, these second source regions are concentratedly arranged, that is, two adjacent second source regions Regions 22 are not separated from any other source regions. Although six source regions and corresponding metal contacts of the second device 2 are shown in FIG. A predetermined ratio CSR of the second device 2 to the first device 1 .
图3-图5分别示出图2中沿A-A、B-B、C-C的剖面视图。图3示出图2中沿A-A的剖面视图。返回参考图2,A-A线跨越第一器件1的金属区和第二器件2的金属区,并且A-A线的两端正好位于第一器件1的源区金属接触14和第二器件2的源区金属接触24上。如图3所示,第一器件 1与第二器件2形成于同一衬底3上。在一个实施例中,第一器件1可以与第二器件2形成在P+N型衬底或N+N型衬底上。3-5 respectively show the sectional views along A-A, B-B, and C-C in FIG. 2 . Fig. 3 shows a sectional view along A-A in Fig. 2 . Referring back to FIG. 2, the A-A line crosses the metal region of the first device 1 and the metal region of the second device 2, and both ends of the A-A line are located exactly at the source region metal contact 14 of the first device 1 and the source region of the second device 2 metal contact 24 on. As shown in FIG. 3 , the first device 1 and the second device 2 are formed on the same substrate 3 . In one embodiment, the first device 1 and the second device 2 may be formed on a P+N type substrate or an N+N type substrate.
此外,如图3所示,在衬底3上,形成有源区。有源区由N型层和P 型层构成。沟槽6形成于有源区中。在P型层上形成有N+层,并且在P 型层和N+层中形成P+区。填充有多晶硅的沟槽6上方沉积有氧化层10。氧化层10的两侧分别为第一器件1的金属11和第二器件2的金属21,第一器件1的金属11和第二器件2的金属21通过金属间距区5被隔离开,相应地,第一器件1的源区12和第二器件2的源区22被电学隔离。填充有多晶硅的沟槽6不仅起到连通第一器件1和第二器件2的栅极的作用,也助于把第一器件1的源区12和第二器件2的源区22充分隔离开。第一器件1和第二器件2分别经由各自的源区通过相应的金属接触14和24沿着表示电流流向的箭头I1和I2收集各自的电流。Furthermore, as shown in FIG. 3, on the substrate 3, an active region is formed. The active area is composed of N-type layer and P-type layer. Trenches 6 are formed in the active region. An N+ layer is formed on the P-type layer, and a P+ region is formed in the P-type layer and the N+ layer. An oxide layer 10 is deposited over the trench 6 filled with polysilicon. The two sides of the oxide layer 10 are the metal 11 of the first device 1 and the metal 21 of the second device 2 respectively, and the metal 11 of the first device 1 and the metal 21 of the second device 2 are separated by the metal spacing region 5, correspondingly , the source region 12 of the first device 1 and the source region 22 of the second device 2 are electrically isolated. The trench 6 filled with polysilicon not only serves to connect the gates of the first device 1 and the second device 2, but also helps to fully isolate the source region 12 of the first device 1 from the source region 22 of the second device 2 . The first device 1 and the second device 2 respectively collect their respective currents via their respective source regions through corresponding metal contacts 14 and 24 along arrows I1 and I2 representing current flow directions.
图4示出图2中沿B-B的剖面视图。返回参考图2,B-B线跨越第一器件1的金属11和第二器件2的金属21,并且B-B线的一端正好位于第一器件1的源区金属接触14上,而另一端没有对应第二器件2的源区金属接触。参考图4,第一器件1与第二器件2形成于同一衬底3上,并且第一器件1的金属11与第二器件2的金属21被金属间距区5隔开。由于B- B线的一端正好位于第一器件1的源区金属接触14上,因此,第一器件1 可以经由第一源区通过第一金属接触14收集电流。然而,B-B线的另一端由于没有对应第二器件2的源区金属接触,所以第二器件2不在此处收集电流。如图所示,氧化层10以及第二器件2的金属21的下方的区域中的电流都由第一器件1经由第一源区通过第一金属接触14来收集。Fig. 4 shows a sectional view along B-B in Fig. 2 . Referring back to FIG. 2 , the B-B line crosses the metal 11 of the first device 1 and the metal 21 of the second device 2, and one end of the B-B line is just on the source region metal contact 14 of the first device 1, while the other end does not correspond to the second Source metal contact for device 2. Referring to FIG. 4 , the first device 1 and the second device 2 are formed on the same substrate 3 , and the metal 11 of the first device 1 is separated from the metal 21 of the second device 2 by a metal spacing region 5 . Since one end of the BB line is right on the metal contact 14 in the source region of the first device 1 , the first device 1 can collect current through the first metal contact 14 via the first source region. However, since the other end of the B-B line does not have a metal contact corresponding to the source region of the second device 2 , the second device 2 does not collect current there. As shown, the current in the region below the oxide layer 10 and the metal 21 of the second device 2 is collected by the first device 1 through the first metal contact 14 via the first source region.
图5示出图2中沿C-C的剖面视图。返回参考图2,C-C线跨越第一器件1的金属11和第二器件2的金属21,并且C-C线垂直并跨越5个沟槽。参考图5,第一器件1与第二器件2形成于同一衬底3上,并且第一器件1的金属11与第二器件2的金属21通过金属间距区5被电学隔离。氧化层10的下方(即位于金属间距区)的中间沟槽也有助于第一器件1 的金属11与第二器件2的金属21的隔离。此外,随着远离中间沟槽,C- C线一端进入第一器件1的金属区,另一端进入第二器件2的金属区。在第一器件1部分,有另外两个沟槽13,并且这两个沟槽间存在第一源区的第一金属接触14,在两个沟槽13之间的部分,电流通过该金属接触14被收集。另一方面,在第二器件2部分,也另有两个沟槽23,并且这两个沟槽23间存在第二源区的第二金属接触24,在两个沟槽23之间的部分,电流通过该金属接触24被收集。如此,第一器件1和第二器件2分别沿着图中所示表示电流流向的箭头I1和I2而各自收集自己的电流。Fig. 5 shows a sectional view along C-C in Fig. 2 . Referring back to FIG. 2 , the C-C line crosses the metal 11 of the first device 1 and the metal 21 of the second device 2 , and the C-C line is vertical and crosses 5 trenches. Referring to FIG. 5 , the first device 1 and the second device 2 are formed on the same substrate 3 , and the metal 11 of the first device 1 is electrically isolated from the metal 21 of the second device 2 by the metal spacing region 5 . The intermediate trench under the oxide layer 10 (ie in the metal spacing region) also helps to isolate the metal 11 of the first device 1 from the metal 21 of the second device 2 . In addition, one end of the CC line enters the metal region of the first device 1 and the other end enters the metal region of the second device 2 as it moves away from the middle trench. In the part of the first device 1, there are two other trenches 13, and the first metal contact 14 of the first source region exists between the two trenches, and the current passes through the metal contact in the part between the two trenches 13 14 were collected. On the other hand, in the part of the second device 2, there are also two trenches 23, and the second metal contact 24 of the second source region exists between the two trenches 23, and the part between the two trenches 23 , current is collected through the metal contact 24 . In this way, the first device 1 and the second device 2 respectively collect their own currents along the arrows I1 and I2 that indicate the current flow directions shown in the figure.
应注意,在根据本公开实施例的功率器件中,第二器件2与第一器件 1的体区内除了沟槽之外的部分均为有源区。也就是说,除了第二器件2 和第一器件1本身的有源区外,在第二器件2与第一器件1的相嵌部分 (包括如间隔第二器件2的源区与第一器件1的源区的金属间距区的部分,第二器件2的金属下方的第一器件1的源区部分(这部分上层的第二器件2的金属即为第二器件2的源极引出线))没有另外的高浓度扩散区,即并没有去源区。如此,第二器件2的嵌入是平顺的并不会给第一器件1造成结构上的改变,因此不会对第一器件1的电流电压性能造成任何不利影响。此外,第二器件2与第一器件1相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。It should be noted that in the power device according to the embodiment of the present disclosure, the body regions of the second device 2 and the first device 1 except for the trenches are all active regions. That is to say, in addition to the second device 2 and the active region of the first device 1 itself, in the embedded part of the second device 2 and the first device 1 (including, for example, separating the source region of the second device 2 from the first device The part of the metal spacing region of the source region of 1, the source region part of the first device 1 under the metal of the second device 2 (the metal of the second device 2 on this part is the source lead-out line of the second device 2) ) has no additional high-concentration diffusion regions, ie, no desource regions. In this way, the embedding of the second device 2 is smooth and does not cause structural changes to the first device 1 , and therefore does not cause any adverse effects on the current and voltage performance of the first device 1 . In addition, since the embedded part of the second device 2 and the first device 1 has no de-source region, this part can still contribute to the current supply, so that no chip area is wasted.
图6是示出根据本公开另一个示例性实施例的功率第二器件300的平面视图。如图6所示,与图2中所示的功率器件200相同,功率器件300 包括第一器件1和第二器件2。第二器件2内嵌于第一器件1中,并且第二器件2与第一器件1通过金属间距区5被隔离。此外,第一器件1具有多个源区12和多个沟槽13。这些第一沟槽13把第一器件1的多个金属接触12彼此电学隔离。第二器件2具有多个源区22和多个沟槽23。这些第二沟槽23把第二器件2的多个源区22彼此电学隔离。此外,同样地,第二器件2的沟槽23与第一器件1的沟槽13相连通,并且第二器件2的源区22集中排布。FIG. 6 is a plan view illustrating a power second device 300 according to another exemplary embodiment of the present disclosure. As shown in FIG. 6 , the same as the power device 200 shown in FIG. 2 , the power device 300 includes a first device 1 and a second device 2 . The second device 2 is embedded in the first device 1 , and the second device 2 is isolated from the first device 1 by a metal spacing region 5 . Furthermore, the first device 1 has a plurality of source regions 12 and a plurality of trenches 13 . These first trenches 13 electrically isolate the metal contacts 12 of the first component 1 from each other. The second device 2 has a plurality of source regions 22 and a plurality of trenches 23 . These second trenches 23 electrically isolate the source regions 22 of the second device 2 from each other. In addition, similarly, the trench 23 of the second device 2 communicates with the trench 13 of the first device 1 , and the source regions 22 of the second device 2 are arranged in a concentrated manner.
图6中的功率器件300与图2所示的功率器件200不同之处在于源区和沟槽的布置方式。因此,关于与图2所示的功率器件200一致的方面及细节,在此不再赘述。下面详细讨论功率器件300的源区和沟槽的布置方式。The difference between the power device 300 in FIG. 6 and the power device 200 shown in FIG. 2 lies in the arrangement of source regions and trenches. Therefore, aspects and details consistent with the power device 200 shown in FIG. 2 will not be repeated here. The arrangement of the source region and the trench of the power device 300 will be discussed in detail below.
如图6所示,在本示例实施例中,第二器件2的每个第二源区22与第一器件1的相应两个第一源区12相对应,并且功率器件22还包括多个第四沟槽7,每个第四沟槽7呈三端形,与第二器件2的一个第二源区22相对应,并把与该第二源区22相应的两个第二沟槽23和与该第二源区22相应的两个第一源区12之间的第一沟槽13相连通。更具体地,第二器件2 的源区22-1有两个相应的第二沟槽23-1和23-2,并且与第一器件1的两个第一源区12-1和12-2相对应。这两个第一源区12-1和12-2之间具有第一沟槽13-1。第四沟槽7呈三端形,与第二源区22-1相对应,并把第二沟槽23-1和23-2和第一沟槽13-1相连通,其中三端形的两端分别与第二沟槽23-1和23-2相接,另一端与第一沟槽13-1相接。在图8中,具体地,三端形为T形。然而,三端形可以为其他形状,如任意角度的Y形。As shown in FIG. 6, in this exemplary embodiment, each second source region 22 of the second device 2 corresponds to two corresponding first source regions 12 of the first device 1, and the power device 22 also includes a plurality of Fourth trenches 7, each fourth trench 7 is three-terminal, corresponding to a second source region 22 of the second device 2, and the two second trenches corresponding to the second source region 22 23 communicates with the first trench 13 between the two first source regions 12 corresponding to the second source region 22 . More specifically, the source region 22-1 of the second device 2 has two corresponding second trenches 23-1 and 23-2, and is connected to the two first source regions 12-1 and 12-1 of the first device 1. 2 corresponds. There is a first trench 13-1 between the two first source regions 12-1 and 12-2. The fourth trench 7 is three-terminal, corresponding to the second source region 22-1, and connects the second trenches 23-1 and 23-2 with the first trench 13-1, wherein the three-terminal Two ends are connected to the second grooves 23-1 and 23-2 respectively, and the other end is connected to the first groove 13-1. In FIG. 8, specifically, the three-terminal shape is a T-shape. However, the three-terminal shape can be other shapes, such as a Y shape with any angle.
图7-图8分别示出图6中沿D-D、E-E的剖面视图。图7示出图6中沿D-D的剖面视图。返回参考图6,D-D线跨越第一器件1的金属区和第二器件2的金属区,并且D-D线经过的位置不经过任何源区金属接触。参考图7,第一器件1与第二器件2形成于同一衬底3上,并且第一器件1 的金属11与第二器件2的金属21被金属间距区5隔开。氧化层10下方的体区内形成有沟槽7,此沟槽7用于连通第一器件1的沟槽和第二器件2 的沟槽。由于D-D线经过的位置不经过任何源区金属接触,因此在图7没有电流表述。7-8 respectively show cross-sectional views along D-D and E-E in FIG. 6 . Fig. 7 shows a sectional view along D-D in Fig. 6 . Referring back to FIG. 6 , the D-D line spans the metal region of the first device 1 and the metal region of the second device 2 , and the position where the D-D line passes does not pass through any source metal contact. Referring to FIG. 7 , the first device 1 and the second device 2 are formed on the same substrate 3 , and the metal 11 of the first device 1 is separated from the metal 21 of the second device 2 by a metal spacing region 5 . A trench 7 is formed in the body region below the oxide layer 10 , and the trench 7 is used to connect the trench of the first device 1 and the trench of the second device 2 . Since the position where the D-D line passes does not pass through any source metal contact, there is no current representation in FIG. 7 .
图8示出图6中沿E-E的剖面视图。返回参考图6,E-E线跨越第一器件1的金属11和第二器件2的金属21,并且E-E线垂直并跨越3个沟槽。参考图8,第一器件1与第二器件2形成于同一衬底3上,并且第一器件1的金属11与第二器件2的金属21通过金属间距区5被电学隔离。氧化层10的下方(即位于金属间距区)的中间沟槽也有助于第一器件1 的金属11与第二器件2的金属21的隔离。此外,随着远离中间沟槽,E- E线一端进入第一器件1的金属区,另一端进入第二器件2的金属区。在第一器件1部分,有另外一个沟槽13,并且这个沟槽的左端存在第一源区的金属接触14,电流通过该金属接触14被收集。另一方面,在第二器件 2部分,也另有一个沟槽23,并且这个沟槽23的右端存在第二源区的金属接触24,电流通过该金属接触24被收集。如此,第一器件1和第二器件2分别沿着图中所示表示电流流向的箭头I1和I2而各自收集自己的电流。FIG. 8 shows a sectional view along E-E in FIG. 6 . Referring back to FIG. 6 , the E-E line crosses the metal 11 of the first device 1 and the metal 21 of the second device 2 , and the E-E line is vertical and crosses 3 trenches. Referring to FIG. 8 , the first device 1 and the second device 2 are formed on the same substrate 3 , and the metal 11 of the first device 1 is electrically isolated from the metal 21 of the second device 2 by the metal spacing region 5 . The intermediate trench under the oxide layer 10 (ie in the metal spacing region) also helps to isolate the metal 11 of the first device 1 from the metal 21 of the second device 2 . In addition, one end of the EE line enters the metal region of the first device 1 and the other end enters the metal region of the second device 2 as it moves away from the middle trench. In the part of the first device 1, there is another trench 13, and at the left end of this trench there is a metal contact 14 of the first source region, through which the current is collected. On the other hand, in the part of the second device 2, there is another trench 23, and there is a metal contact 24 of the second source region at the right end of the trench 23, and the current is collected through the metal contact 24. In this way, the first device 1 and the second device 2 respectively collect their own currents along the arrows I1 and I2 that indicate the current flow directions shown in the figure.
图9是示出了图6中的不同位置601~602处的剖面视图。返回参考图 6,位置601位于第一器件1的区域,并跨越了沟槽13及其两边的源区金属接触14;位置602位于第二器件2的区域,并跨越了T形沟槽7的头部部分,并且一端位于第二器件2的源区金属接触上。参考图9,分别用 (a)和(b)图来示出了位置601和602的剖面视图。对于位置601,最上层均布满第一器件1的金属11。由于位置601位于沟槽13上,因此该视图中图示出了沟槽13。沟槽13用于把第一器件1的源区12隔离开。由于位置601的两端位于第一器件1的源区金属接触14上,因此在图9 (a)中图示出了两个金属接触14,并且这两个金属接触14分别沿着表示电流流动的箭头I收集各自的电流。FIG. 9 is a cross-sectional view showing different positions 601 - 602 in FIG. 6 . Referring back to FIG. 6 , the position 601 is located in the area of the first device 1 and spans the trench 13 and the source region metal contacts 14 on both sides; the position 602 is located in the area of the second device 2 and spans the T-shaped trench 7 The head portion, and one end is located on the metal contact of the source region of the second device 2 . Referring to Figure 9, cross-sectional views of locations 601 and 602 are shown in Figures (a) and (b) respectively. For the position 601 , the uppermost layer is covered with the metal 11 of the first device 1 . Since location 601 is located on trench 13 , trench 13 is illustrated in this view. The trench 13 is used to isolate the source region 12 of the first device 1 . Since the two ends of position 601 are located on the source region metal contact 14 of the first device 1, two metal contacts 14 are shown in Fig. The arrows I collect the respective currents.
对于位置602,最上层均布满第一器件2的金属21。由于位置602跨越沟槽7,因此该视图中图示出了沟槽7。沟槽7用于把第一器件1的源区和第二器件2的源区隔离开。由于位置602的一端位于第二器件2的源区金属接触24上,因此在图9(b)中图示出了一个金属接触24,并且这个金属接触24沿着表示电流流动的箭头I收集电流。For the position 602 , the uppermost layer is covered with the metal 21 of the first device 2 . Since location 602 spans trench 7 , trench 7 is illustrated in this view. The trench 7 is used to isolate the source region of the first device 1 from the source region of the second device 2 . Since one end of position 602 is located on the source region metal contact 24 of the second device 2, one metal contact 24 is illustrated in FIG. 9(b), and this metal contact 24 collects current along the arrow I representing the current flow. .
应注意,在图6中还示出了位置603。位置603处的结构与位置601 处的结构相同,只不过上层的金属和源区接触为第二器件2的金属和源区接触,这在图9(a)中被标注为21和24,另外,沟槽相应得被标注为 23。It should be noted that position 603 is also shown in FIG. 6 . The structure at position 603 is the same as the structure at position 601, except that the metal of the upper layer and the source region are in contact with the metal and source region of the second device 2, which are marked as 21 and 24 in FIG. 9(a), and in addition , the groove is marked 23 accordingly.
还应注意,在根据本公开实施例的功率器件中,第二器件2与第一器件1的体区内除了沟槽之外的部分均为有源区。也就是说,除了第二器件 2和第一器件1本身的有源区外,在第二器件2与第一器件1的相嵌部分 (包括如间隔第二器件2的源区与第一器件1的源区的金属间距区的部分,第二器件2的金属下方的第一器件1的源区部分(这部分上层的第二器件2的金属即为第二器件2的源极引出线))没有另外的高浓度扩散区,即并没有去源区。如此,第二器件2的嵌入是平顺的并不会给第一器件1造成结构上的改变,因此不会对第一器件1的电流电压性能造成任何不利影响。此外,第二器件2与第一器件1相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。图10 是示出根据本公开另一个示例性实施例的功率器件400的平面视图。如图 10所示,与图2中所示的功率器件200相同,功率器件400包括第一器件 1和第二器件2。第二器件2内嵌于第一器件1中,并且第二器件2与第一器件1通过金属间距区5被隔离。此外,第一器件1具有多个源区12和多个沟槽13。这些第一沟槽13把第一器件1的多个金属接触12彼此电学隔离。第二器件2具有多个第二源区22和多个第二沟槽23。这些第二沟槽 23把第二器件2的多个源区22彼此电学隔离。此外,第二器件2的第二沟槽23与第一器件1的第一沟槽13相连通,并且第二器件2的源区22集中排布。It should also be noted that, in the power device according to the embodiment of the present disclosure, the body regions of the second device 2 and the first device 1 except for the trenches are active regions. That is to say, in addition to the second device 2 and the active region of the first device 1 itself, in the embedded part of the second device 2 and the first device 1 (including, for example, separating the source region of the second device 2 from the first device The part of the metal spacing region of the source region of 1, the source region part of the first device 1 under the metal of the second device 2 (the metal of the second device 2 on this part is the source lead-out line of the second device 2) ) has no additional high-concentration diffusion regions, ie, no desource regions. In this way, the embedding of the second device 2 is smooth and does not cause structural changes to the first device 1 , and therefore does not cause any adverse effects on the current and voltage performance of the first device 1 . In addition, since the embedded part of the second device 2 and the first device 1 has no de-source region, this part can still contribute to the current supply, so that no chip area is wasted. FIG. 10 is a plan view illustrating a power device 400 according to another exemplary embodiment of the present disclosure. As shown in FIG. 10 , the same as the power device 200 shown in FIG. 2 , the power device 400 includes a first device 1 and a second device 2 . The second device 2 is embedded in the first device 1 , and the second device 2 is isolated from the first device 1 by a metal spacing region 5 . Furthermore, the first device 1 has a plurality of source regions 12 and a plurality of trenches 13 . These first trenches 13 electrically isolate the metal contacts 12 of the first component 1 from each other. The second device 2 has a plurality of second source regions 22 and a plurality of second trenches 23 . These second trenches 23 electrically isolate the source regions 22 of the second device 2 from each other. In addition, the second trench 23 of the second device 2 communicates with the first trench 13 of the first device 1 , and the source regions 22 of the second device 2 are concentratedly arranged.
图10中的功率器件400与图2所示的功率器件200不同之处在于源区和沟槽的布置方式。因此,关于与图2所示的功率器件200一致的方面及细节,在此不再赘述。下面详细讨论功率器件400的源区和沟槽的布置方式。The difference between the power device 400 in FIG. 10 and the power device 200 shown in FIG. 2 lies in the arrangement of source regions and trenches. Therefore, aspects and details consistent with the power device 200 shown in FIG. 2 will not be repeated here. The arrangement of the source region and the trench of the power device 400 will be discussed in detail below.
如图10所示,在本示例实施例中,第二器件2的每个第二源区22与第一器件1的相应一个第一源区12相对应,并且第二器件2的每个第二沟槽23与第一器件1的相应一个第一沟槽13相连通。与功率器件200不同,功率器件400不具有如图2所示的第三沟槽6。而是,第二器件2的第二源区22的金属接触24与第一器件1的相应第一源区12的金属接触 14之间相距一定距离L,使得电流再不能沿平面横向流动,从而实现第一器件1和第二器件2的源区的充分隔离。在一个示例中,距离L可以在 10μm~50μm之间。应理解,此距离越小越好,只要能够达到使得电流不再能沿平面横向移动的目的即可。As shown in FIG. 10, in this exemplary embodiment, each second source region 22 of the second device 2 corresponds to a corresponding one of the first source regions 12 of the first device 1, and each second source region 22 of the second device 2 The second trench 23 communicates with a corresponding first trench 13 of the first device 1 . Different from the power device 200 , the power device 400 does not have the third trench 6 as shown in FIG. 2 . Instead, the metal contact 24 of the second source region 22 of the second device 2 is at a certain distance L from the metal contact 14 of the corresponding first source region 12 of the first device 1, so that current can no longer flow laterally along the plane, thereby Sufficient isolation of the source regions of the first device 1 and the second device 2 is achieved. In one example, the distance L may be between 10 μm and 50 μm. It should be understood that the smaller the distance, the better, as long as the purpose of preventing the current from moving laterally along the plane can be achieved.
图11-图14分别示出图10中沿F-F、G-G、H-H的剖面视图。图11示出图10中沿F-F的剖面视图。返回参考图10,F-F线跨越第一器件1的金属区和第二器件2的金属区,并且F-F线的两端正好位于第一器件1的源区12的金属接触和第二器件2的源区22的金属接触上。如图11所示,第一器件1的金属11和第二器件2的金属21通过金属间距区5被相隔开。金属层下方为氧化层10。第一器件1的第一源区12和第二器件2的第二源区22之间没有沟槽,而是通过相距一定距离来使得电流不再能横向流动。如图所示,第一器件1和第二器件2分别经由源区12和22通过金属接触14和24沿着表示电流流向的箭头I1和I2收集各自的电流。如此,第二器件2的电流收集不会影响第一器件1的正常工作。Figures 11-14 show cross-sectional views along F-F, G-G, and H-H in Figure 10, respectively. Fig. 11 shows a cross-sectional view along F-F in Fig. 10 . Referring back to FIG. 10 , the F-F line crosses the metal region of the first device 1 and the metal region of the second device 2, and both ends of the F-F line are just located at the metal contact of the source region 12 of the first device 1 and the source of the second device 2 area 22 on the metal contact. As shown in FIG. 11 , the metal 11 of the first device 1 and the metal 21 of the second device 2 are separated by the metal spacing region 5 . Below the metal layer is an oxide layer 10 . There is no trench between the first source region 12 of the first device 1 and the second source region 22 of the second device 2 , but a certain distance is used so that current can no longer flow laterally. As shown, the first device 1 and the second device 2 collect respective currents via the source regions 12 and 22 respectively through the metal contacts 14 and 24 along the arrows I1 and I2 indicating the current flow directions. In this way, the current collection of the second device 2 will not affect the normal operation of the first device 1 .
图12示出图10中沿G-G的剖面视图。返回参考图10,G-G线横越第二器件2的金属区并且两端分别位于第一器件1的两侧的第一源区12的金属接触14上。参考图12,第一器件1的金属11和第二器件2的金属21 通过金属间距区5被相隔开。金属层下方为氧化层10。由于在第二器件2 的金属区中G-G经过的位置处布置有第二器件2的源区金属接触24,所以第二器件2沿着表示电流流动的箭头I2收集电流,而第一器件1经由 G-G线两侧的第一源区12通过金属接触14收集电流,如图中所示的表示电流流向的箭头I1。Fig. 12 shows a sectional view along G-G in Fig. 10 . Referring back to FIG. 10 , the G-G line crosses the metal region of the second device 2 and its two ends are respectively located on the metal contacts 14 of the first source region 12 on both sides of the first device 1 . Referring to FIG. 12 , the metal 11 of the first device 1 and the metal 21 of the second device 2 are separated by a metal spacing region 5 . Below the metal layer is an oxide layer 10 . Since the source region metal contact 24 of the second device 2 is arranged at the position where G-G passes in the metal region of the second device 2, the second device 2 collects current along the arrow I2 representing the current flow, while the first device 1 collects the current through The first source region 12 on both sides of the G-G line collects current through the metal contact 14 , as shown by the arrow I1 indicating the flow direction of the current in the figure.
图13示出图10中沿H-H的剖面图。返回参考图10,H-H完全落在第一器件1的区域,并跨越3个沟槽13,并且H-H线跨越2个源区金属接触 14。参考图13,最上层均为第一器件1的金属11。金属层下方为氧化层 10。氧化层10下方的体区内具有3个沟槽13。最左边的沟槽13与中间的沟槽之间没有源区金属接触。此外,由于H-H线跨越了2个源区金属接触 14,因此在该剖视图中也相应地图示出2个源区金属接触14。通过这两个源区金属接触14,相应沟槽间的电流分别沿着表示电流流向的箭头I1被收集。Fig. 13 shows a sectional view along H-H in Fig. 10 . Referring back to FIG. 10 , H-H completely falls on the area of the first device 1 and spans 3 trenches 13 , and the H-H line spans 2 source metal contacts 14 . Referring to FIG. 13 , the uppermost layer is the metal 11 of the first device 1 . Below the metal layer is an oxide layer 10. There are three trenches 13 in the body region below the oxide layer 10 . There is no source metal contact between the leftmost trench 13 and the middle trench. In addition, since the H-H line straddles the two source metal contacts 14, the two source metal contacts 14 are also correspondingly shown in this cross-sectional view. Through the two source metal contacts 14, the current between the corresponding trenches is collected along the arrow I1 indicating the current flow direction.
图14示出图10中位置1001处的剖面视图。返回参考图10,位置 1001落在第二器件2的区域,跨越1个沟槽23,并且一端位于源区金属接触24上。参考图14,最上层均为第二器件2的金属21。在中间部分,由于第二器件2的源区22跨越1个沟槽23,所以在剖面视图中此处示出了沟槽23。从中间部分往右,由于位置1001的一端正位于源区金属接触24 上,所以在剖面视图中示出了金属接触24,并且该金属接触24沿着表示电流流向的箭头I2收集电流。FIG. 14 shows a cross-sectional view at position 1001 in FIG. 10 . Referring back to FIG. 10 , the location 1001 falls on the area of the second device 2 , spans one trench 23 , and has one end on the source region metal contact 24 . Referring to FIG. 14 , the uppermost layer is the metal 21 of the second device 2 . In the middle part, since the source region 22 of the second device 2 spans 1 trench 23 , the trench 23 is shown here in the cross-sectional view. From the middle part to the right, the metal contact 24 is shown in the cross-sectional view because one end of the position 1001 is located on the source region metal contact 24, and the metal contact 24 collects the current along the arrow I2 indicating the current flow direction.
同样地,应注意,在根据本公开实施例的功率器件中,第二器件2与第一器件1的体区内除了沟槽之外的部分均为有源区。也就是说,除了第二器件2和第一器件1本身的有源区外,在第二器件2与第一器件1的相嵌部分(包括如间隔第二器件2的源区与第一器件1的源区的金属间距区的部分,第二器件2的金属下方的第一器件1的源区部分(这部分上层的第二器件2的金属即为第二器件2的源极引出线))没有另外的高浓度扩散区,即并没有去源区。如此,第二器件2的嵌入是平顺的并不会给第一器件1造成结构上的改变,因此不会对第一器件1的电流电压性能造成任何不利影响。此外,第二器件2与第一器件1相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。Likewise, it should be noted that, in the power device according to the embodiment of the present disclosure, the body regions of the second device 2 and the first device 1 except for the trenches are all active regions. That is to say, in addition to the second device 2 and the active region of the first device 1 itself, in the embedded part of the second device 2 and the first device 1 (including, for example, separating the source region of the second device 2 from the first device The part of the metal spacing region of the source region of 1, the source region part of the first device 1 under the metal of the second device 2 (the metal of the second device 2 on this part is the source lead-out line of the second device 2) ) has no additional high-concentration diffusion regions, ie, no desource regions. In this way, the embedding of the second device 2 is smooth and does not cause structural changes to the first device 1 , and therefore does not cause any adverse effects on the current and voltage performance of the first device 1 . In addition, since the embedded part of the second device 2 and the first device 1 has no de-source region, this part can still contribute to the current supply, so that no chip area is wasted.
上面通过实施例描述了根据本公开的功率器件的结构。应理解,源区和沟槽的数量可以与所描述的实施例相同或不同。还应注意,第二器件与第一器件在图中左半部分和右半部分的结构是相同的,关于左半部分的描述也适用于右半部分的相应结构,并且关于右半部分的描述也适用于左半部分的相应结构。The structure of the power device according to the present disclosure is described above through the embodiments. It is understood that the number of source regions and trenches may be the same or different than the described embodiments. It should also be noted that the structure of the second device is the same as that of the first device in the left half and the right half of the figure, the description about the left half is also applicable to the corresponding structure of the right half, and the description about the right half Also applies to the corresponding structure in the left half.
本公开还提供一种功率器件的制备方法。图15示出了根据本发明一个示例实施例的功率器件的制备方法1500。如图15所示,方法1500包括:S1501,提供衬底。接下来,在步骤S1502,在衬底上形成第一器件的体区和至少一个第二器件的体区。在步骤S1503,在第一器件的体区内形成多个第一沟槽,并在第二器件的体区内形成多个第二沟槽,其中,第二器件的第二沟槽与第一器件的相应的第一沟槽相连通。最后在步骤S1504 中,形成用于第一器件的多个第一源区和用于第二器件的多个第二源区,其中,多个第一源区通过多个第一沟槽被彼此电学隔离,多个第二源区通过多个第二沟槽被彼此电学隔离,其中,第二器件的第二源区与第一器件的第一源区通过金属间距区被电学隔离,其中第一器件和第二器件的体区内除了第一沟槽和第二沟槽的部分均为有源区。The present disclosure also provides a method for preparing a power device. FIG. 15 shows a method 1500 of fabricating a power device according to an example embodiment of the present invention. As shown in FIG. 15 , the method 1500 includes: S1501 , providing a substrate. Next, in step S1502, the body region of the first device and the body region of at least one second device are formed on the substrate. In step S1503, a plurality of first trenches are formed in the body region of the first device, and a plurality of second trenches are formed in the body region of the second device, wherein the second trenches of the second device and the first The corresponding first trenches of the devices are connected. Finally in step S1504, a plurality of first source regions for the first device and a plurality of second source regions for the second device are formed, wherein the plurality of first source regions are interconnected by the plurality of first trenches Electrically isolated, a plurality of second source regions are electrically isolated from each other through a plurality of second trenches, wherein the second source region of the second device is electrically isolated from the first source region of the first device through a metal spacer region, wherein the first Parts except the first trench and the second trench in the body regions of the first device and the second device are active regions.
在一个实现方式中,第二器件的多个第二源区集中排布。In one implementation, multiple second source regions of the second device are arranged in a concentrated manner.
在一个实现方式中,衬底可以为P+N衬底,并且功率器件为绝缘栅双极型晶体管。在一个实现方式中,衬底可以为N+N衬底,并且功率器件为金属氧化物半导体场效应晶体管。In one implementation, the substrate may be a P+N substrate, and the power device is an insulated gate bipolar transistor. In one implementation, the substrate may be an N+N substrate, and the power device is a metal oxide semiconductor field effect transistor.
在一个实现方式中,第二器件的每个第二源区与第一器件的相应一个第一源区相对应,所述第二器件的每个第二沟槽与第一器件的相应一个第一沟槽相连通。所述方法1500还包括在金属间距区内形成多个第三沟槽,每个第三沟槽与第二器件的一个第二源区相对应,并把与该第二源区相应的两个第二沟槽相连通。第一沟槽、第二沟槽、第三沟槽在结构上相同。替代地,第一器件的第一源区具有第一金属接触区,第二器件的第二源区具有第二金属接触区,第一金属接触区的边界与相应第二金属接触区的边界相距一定距离,以使得电流不再能沿平面横向流动。In one implementation, each second source region of the second device corresponds to a corresponding one of the first source regions of the first device, and each second trench of the second device corresponds to a corresponding one of the first device's first source region. A groove communicates with each other. The method 1500 further includes forming a plurality of third trenches in the metal spacing region, each third trench corresponding to a second source region of the second device, and forming two corresponding to the second source region The second trenches are connected. The first trench, the second trench and the third trench are identical in structure. Alternatively, the first source region of the first device has a first metal contact region, the second source region of the second device has a second metal contact region, the boundary of the first metal contact region is separated from the boundary of the corresponding second metal contact region distance such that current can no longer flow laterally across the plane.
在一个实现方式中,第二器件的每个第二源区与第一器件的相应两个第一源区相对应,并且方法1500还包括在金属间距区内形成多个第四沟槽,每个第四沟槽呈三端形,与第二器件的一个第二源区相对应,并把与该第二源区相应的两个第二沟槽和与该第二源区相应的两个第一源区之间的第一沟槽相连通。第一沟槽、第二沟槽、第四沟 槽在结构上相同。In one implementation, each second source region of the second device corresponds to two corresponding first source regions of the first device, and the method 1500 further includes forming a plurality of fourth trenches in the metal pitch region, each The fourth trench is three-terminal, corresponding to a second source region of the second device, and the two second trenches corresponding to the second source region and the two corresponding to the second source region The first trenches between the first source regions are connected. The first groove, the second groove, and the fourth groove are identical in structure.
如上,借助于具体实施例论述了根据本公开的功率器件及其制备方法。根据本公开的技术,在同一衬底上通过相同的工艺同时制备出第一器件和第二器件,其中第一器件和第二器件被很好地电学隔离。此外,第一器件与第二器件以特有的方式耦合与隔离,并且由于第二器件与第一器件相嵌的部分没有另外的高浓度扩散区(即,没有去源区),第二器件的嵌入并不会给第一器件造成结构上的改变,因此不会对第一器件的电流电压性能造成任何不利影响。此外,第二器件与第一器件相嵌部分由于没有去源区,因此这部分仍可以对电流提供做出贡献,从而没有任何芯片面积浪费。As above, the power device and the manufacturing method thereof according to the present disclosure are discussed by means of specific embodiments. According to the technology of the present disclosure, the first device and the second device are simultaneously fabricated on the same substrate through the same process, wherein the first device and the second device are well electrically isolated. In addition, the first device and the second device are coupled and isolated in a unique manner, and since the part where the second device is embedded with the first device has no other high-concentration diffusion region (that is, no desource region), the second device's The embedding does not cause structural changes to the first device, and therefore does not cause any adverse effects on the current-voltage performance of the first device. In addition, the embedded part of the second device and the first device has no desource region, so this part can still contribute to the current supply, so that no chip area is wasted.
虽然在前述本发明的详细描述中已经出现了至少一个示例性实施例和制备方法,应该意识到仍然存在大量的变换。也应该意识到一个示例性实施例或多个示例性实施例仅仅是作为举例,且目的不在于以任何方式来限制本发明的范围、应用或结构。相反地,前述的详细描述将为本领域技术人员提供一套方便地实施本发明示例性实施例的路线图,应该理解可在示例性实施例中描述的元件的功能和布置上做各种变化,而不脱离本发明如所附权利要求及其法律等同物所阐明的范围。While at least one exemplary embodiment and method of preparation have been presented in the foregoing detailed description of the invention, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or embodiments are by way of example only, and are not intended to limit the scope, application, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a road map for conveniently implementing the exemplary embodiment of the invention, and it is to be understood that various changes may be made in the function and arrangement of elements described in the exemplary embodiment. without departing from the scope of the invention as set forth in the appended claims and their legal equivalents.
Claims (16)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610556683.8A CN106229313B (en) | 2016-07-14 | 2016-07-14 | Power device and preparation method thereof |
GB1901361.4A GB2566895B (en) | 2016-07-14 | 2017-07-05 | Power device and method for manufacturing the power device |
PCT/CN2017/091823 WO2018010581A1 (en) | 2016-07-14 | 2017-07-05 | Power device and preparation method therefor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610556683.8A CN106229313B (en) | 2016-07-14 | 2016-07-14 | Power device and preparation method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106229313A CN106229313A (en) | 2016-12-14 |
CN106229313B true CN106229313B (en) | 2019-12-06 |
Family
ID=57520074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610556683.8A Active CN106229313B (en) | 2016-07-14 | 2016-07-14 | Power device and preparation method thereof |
Country Status (3)
Country | Link |
---|---|
CN (1) | CN106229313B (en) |
GB (1) | GB2566895B (en) |
WO (1) | WO2018010581A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106229313B (en) * | 2016-07-14 | 2019-12-06 | 王培林 | Power device and preparation method thereof |
JP6696450B2 (en) * | 2017-01-27 | 2020-05-20 | 株式会社デンソー | Silicon carbide semiconductor device |
CN111564497B (en) * | 2020-04-30 | 2023-04-18 | 西安理工大学 | SiC MOSFET device with non-uniform body diode |
CN112968052B (en) * | 2020-12-23 | 2024-06-11 | 王培林 | Planar gate type power device with current sensor and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1589499A (en) * | 2001-11-20 | 2005-03-02 | 通用半导体公司 | Trench MOSFET device with polycrystalline silicon source contact structure |
CN103489862A (en) * | 2012-06-12 | 2014-01-01 | 飞思卡尔半导体公司 | Power MOSFET current sensing structure and method |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014113254B4 (en) * | 2014-09-15 | 2017-07-13 | Infineon Technologies Austria Ag | Semiconductor device with current sensor |
CN106229313B (en) * | 2016-07-14 | 2019-12-06 | 王培林 | Power device and preparation method thereof |
CN106783985B (en) * | 2016-11-21 | 2019-09-13 | 王培林 | Power device and preparation method thereof |
-
2016
- 2016-07-14 CN CN201610556683.8A patent/CN106229313B/en active Active
-
2017
- 2017-07-05 WO PCT/CN2017/091823 patent/WO2018010581A1/en active Application Filing
- 2017-07-05 GB GB1901361.4A patent/GB2566895B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1589499A (en) * | 2001-11-20 | 2005-03-02 | 通用半导体公司 | Trench MOSFET device with polycrystalline silicon source contact structure |
CN103489862A (en) * | 2012-06-12 | 2014-01-01 | 飞思卡尔半导体公司 | Power MOSFET current sensing structure and method |
Also Published As
Publication number | Publication date |
---|---|
GB201901361D0 (en) | 2019-03-20 |
CN106229313A (en) | 2016-12-14 |
WO2018010581A1 (en) | 2018-01-18 |
GB2566895A (en) | 2019-03-27 |
GB2566895B (en) | 2021-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8928066B2 (en) | Integrated circuit with power and sense transistors | |
TWI407548B (en) | Discrete power metal oxide semiconductor field effect transistor with integrated transistor | |
US8759938B2 (en) | Semiconductor device | |
CN106229313B (en) | Power device and preparation method thereof | |
CN103227172B (en) | Integrated Circuit Including Field Effect Transistor Structures with Gate and Field Electrodes and Methods for Manufacturing and Operating an Integrated Circuit | |
CN103035725B (en) | The VDMOS device that bigrid is tied up | |
CN104637938B (en) | Semiconductor devices and its selectivity heating | |
CN103178059A (en) | Power semiconductor device | |
CN108767000A (en) | A kind of insulated gate bipolar semiconductor devices and its manufacturing method | |
US9577082B2 (en) | Semiconductor device | |
CN102569361A (en) | Die package | |
JP2006351985A (en) | Semiconductor device | |
JP7006292B2 (en) | Semiconductor device | |
CN106024780B (en) | Power device and preparation method thereof | |
US20090184373A1 (en) | Semiconductor device and method for manufacturing a semiconductor device | |
JP6183075B2 (en) | Semiconductor device | |
CN111354793A (en) | Field effect transistor, preparation method and electronic equipment | |
CN106783985B (en) | Power device and preparation method thereof | |
CN105185819B (en) | A kind of ring-shaped gate semiconductor power device and preparation method | |
CN106257669A (en) | Power device and preparation method thereof | |
CN109638075A (en) | The high voltage termination structure of power semiconductor | |
JP6589845B2 (en) | Semiconductor device | |
CN112968052A (en) | Planar grid type power device with current sensor and preparation method thereof | |
JP5884772B2 (en) | Semiconductor device | |
CN106601801B (en) | Insulated gate bipolar transistor and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |