CN105512058A - High-end storage PCIE interchanger and management module thereof - Google Patents
High-end storage PCIE interchanger and management module thereof Download PDFInfo
- Publication number
- CN105512058A CN105512058A CN201510849773.1A CN201510849773A CN105512058A CN 105512058 A CN105512058 A CN 105512058A CN 201510849773 A CN201510849773 A CN 201510849773A CN 105512058 A CN105512058 A CN 105512058A
- Authority
- CN
- China
- Prior art keywords
- management module
- cpu board
- pcie switch
- substrate
- module according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004891 communication Methods 0.000 claims abstract description 30
- 239000000758 substrate Substances 0.000 claims abstract description 30
- 238000012544 monitoring process Methods 0.000 claims abstract description 10
- 230000005540 biological transmission Effects 0.000 claims description 5
- 238000012827 research and development Methods 0.000 abstract description 9
- 238000013461 design Methods 0.000 abstract description 4
- 238000005516 engineering process Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Multi Processors (AREA)
Abstract
本发明公开了一种高端存储PCIE交换机及其管理模块,该管理模块包括:基板和用于控制及监控PCIE交换机的CPU板卡,CPU板卡和基板可拆卸连接,基板上设有提供背板PCIE信号的对外通信接口,基板上还设有供CPU板卡对外的输出网口及输出串口。在对高端存储PCIE交换机的管理模块进行布局布线时,分别对CPU板卡和基板进行布局布线,CPU板卡和基板实现了设计模块化,布局布线更加简单。在后续升级时,只需重新升级CPU板卡,对CPU板卡重新进行布局布线,然后将升级后的新CPU板卡连接在基板上即可,避免了各通信接口,输出网口及串口的布局布线,进一步降低了布局布线难度,同时降低了研发成本。
The invention discloses a high-end storage PCIE switch and its management module. The management module includes: a substrate and a CPU board for controlling and monitoring the PCIE switch. The CPU board and the substrate are detachably connected, and the substrate is provided with a backplane The external communication interface of the PCIE signal, and the output network port and the output serial port for the CPU board card are also provided on the substrate. When laying out and wiring the management module of the high-end storage PCIE switch, the layout and wiring of the CPU board and the substrate are carried out separately. The design of the CPU board and the substrate is modularized, and the layout and wiring are simpler. In subsequent upgrades, it is only necessary to re-upgrade the CPU board, re-layout and route the CPU board, and then connect the upgraded new CPU board to the base board, avoiding communication interfaces, output network ports and serial ports. Layout and routing further reduces the difficulty of layout and routing, while reducing research and development costs.
Description
技术领域technical field
本发明涉及通信技术领域,特别是涉及一种高端存储PCIE交换机及其管理模块。The invention relates to the technical field of communication, in particular to a high-end storage PCIE switch and a management module thereof.
背景技术Background technique
随着PCIE技术的发展,通过PCIE协议将多个通信设备进行板间互联进行数据转发已经成为通信技术的发展趋势,而此时必须应用到PCIE交换机,其中,所谓的PCIE技术指的即是外设部件互连标准扩展技术。With the development of PCIE technology, it has become the development trend of communication technology to interconnect multiple communication devices between boards for data forwarding through the PCIE protocol. At this time, it must be applied to PCIE switches. Among them, the so-called PCIE technology refers to external Set up component interconnection standard extension technology.
根据摩尔定律,CPU的运算速度定期成倍增长,已经达到纳米级制程,然而,机械盘的数据读取速度的增长有限,从72000转/s到100000转/s再到150000转/s,数据响应速度只达到毫秒级,和CPU的运算速度差了若干个数量级,因此,存储成了数据中心的性能瓶颈。目前,市场上出现了具有高性能、高可靠的存储系统平台,支持SSD+HDD分层存储和全闪存两种配置模式,可提供百万级的数据响应速度,使得整个数据中心运转更加高效、更加顺畅。而为了实现这种高性能的存储系统平台的前端PCIE交换模块和服务器的高速互联,用于高端存储的PCIE交换机应运而生。然而该用于高端存储的PCIE交换机的管理模块设计为一块独立的板卡,该板卡集成了对交换机的控制功能和数据传输功能,布线复杂,使得该板卡的布局布线具有非常大的难度,且由于管理模块随着时间会进行升级,这时需要重新设计管理模块的板卡,需要重新设计控制功能单元、数据传输功能单元和诸多布线,使得研发成本居高不下。According to Moore's Law, the computing speed of the CPU increases exponentially on a regular basis and has reached the nanoscale process. However, the data reading speed of the mechanical disk has a limited increase, from 72,000 rpm to 100,000 rpm to 150,000 rpm. The response speed only reaches the millisecond level, which is several orders of magnitude lower than the CPU's computing speed. Therefore, storage has become the performance bottleneck of the data center. At present, there are storage system platforms with high performance and high reliability on the market, which support two configuration modes of SSD+HDD hierarchical storage and all-flash storage, and can provide million-level data response speed, making the operation of the entire data center more efficient and efficient. smoother. In order to realize the high-speed interconnection between the front-end PCIE switch module of this high-performance storage system platform and the server, a PCIE switch for high-end storage emerges as the times require. However, the management module of the PCIE switch for high-end storage is designed as an independent board, which integrates the control function and data transmission function of the switch, and the wiring is complicated, which makes the layout and wiring of the board very difficult. , and because the management module will be upgraded over time, it is necessary to redesign the board of the management module, the control function unit, the data transmission function unit and many wirings, making the R&D cost high.
因而,如何使得降低该高端存储PCIE交换机的管理模块的布局布线难度,且有利于后续的升级,降低研发成本,是本领域技术人员目前需要解决的技术问题。Therefore, how to reduce the difficulty of layout and wiring of the management module of the high-end storage PCIE switch, facilitate subsequent upgrades, and reduce research and development costs is a technical problem that those skilled in the art need to solve at present.
发明内容Contents of the invention
本发明的目的是提供一种高端存储PCIE交换机及其管理模块,可以降低高端存储PCIE交换机的管理模块的布局布线难度,且有利于后续的升级,降低研发成本。The purpose of the present invention is to provide a high-end storage PCIE switch and its management module, which can reduce the difficulty of layout and wiring of the management module of the high-end storage PCIE switch, facilitate subsequent upgrades, and reduce research and development costs.
为解决上述技术问题,本发明提供了如下技术方案:In order to solve the problems of the technologies described above, the present invention provides the following technical solutions:
一种高端存储PCIE交换机管理模块,包括:基板和用于控制及监控PCIE交换机的CPU板卡,所述CPU板卡和所述基板可拆卸连接,所述基板上设有提供背板PCIE信号的对外通信接口,所述基板上还设有供所述CPU板卡对外的输出网口及输出串口。A high-end storage PCIE switch management module, including: a substrate and a CPU board for controlling and monitoring the PCIE switch, the CPU board and the base are detachably connected, and the base is provided with a backplane PCIE signal For the external communication interface, an output network port and an output serial port for the CPU board are also provided on the base board.
优选地,所述提供背板PCIE信号的对外通信接口为QSFP+接口。Preferably, the external communication interface providing backplane PCIE signals is a QSFP+ interface.
优选地,所述输出串口为耳机接口,用于通过对应的串口线连接外界通信终端以对所述PCIE交换机进行配置。Preferably, the output serial port is an earphone interface, which is used to connect an external communication terminal through a corresponding serial port cable to configure the PCIE switch.
优选地,所述基板上设有连接器,所述连接器上设有容所述CPU板卡插入连接的插槽。Preferably, the substrate is provided with a connector, and the connector is provided with a slot for inserting and connecting the CPU board.
优选地,所述基板上还设有与外界通信终端进行数据传输的USB接口。Preferably, the substrate is also provided with a USB interface for data transmission with an external communication terminal.
优选地,所述CPU板卡包括控制及监控所述PCIE交换机的控制芯片、与所述控制芯片连接的内存条和硬盘。Preferably, the CPU board includes a control chip for controlling and monitoring the PCIE switch, a memory stick and a hard disk connected to the control chip.
优选地,所述内存条为带ECC的SODIMM,所述内存条的容量为4GB或8GB。Preferably, the memory stick is SODIMM with ECC, and the capacity of the memory stick is 4GB or 8GB.
优选地,所述硬盘为M-SATA硬盘,所述硬盘的容量为32GB。Preferably, the hard disk is an M-SATA hard disk, and the hard disk has a capacity of 32GB.
优选地,所述基板还包括用于指示所述PCIE交换机工作状态的LED灯。Preferably, the substrate further includes an LED light for indicating the working status of the PCIE switch.
一种高端存储PCIE交换机,包括交换机本体和如上述任一项所述的高端存储PCIE交换机管理模块。A high-end storage PCIE switch, including a switch body and a high-end storage PCIE switch management module as described in any one of the above.
与现有技术相比,上述技术方案具有以下优点:Compared with the prior art, the above-mentioned technical solution has the following advantages:
本发明所提供的高端存储PCIE交换机管理模块,包括:基板和用于控制及监控PCIE交换机的CPU板卡,所述CPU板卡和所述基板可拆卸连接,所述基板上设有提供背板PCIE信号的对外通信接口,所述基板上还设有供所述CPU板卡对外的输出网口及输出串口。CPU板卡实现对交换机的监控和控制,基板上设有用于管理模块对外的各通信接口、输出网口及串口等,且CPU板卡和基板可拆卸连接通信。在对高端存储PCIE交换机的管理模块进行布局布线时,分别对CPU板卡和基板进行布局布线。由于CPU板卡上未设有对外的通信接口,其上的布局布线更加简单,而基板只需布局与CPU板卡的连接布线和各通信接口、网口、串口等的布局和布线,这样,CPU板卡和基板实现了设计模块化,布局布线更加简单。在后续升级时,只需重新升级CPU板卡,对CPU板卡重新进行布局布线,然后将升级后的新CPU板卡连接在基板上即可,避免了各通信接口,输出网口及串口的布局布线,进一步降低了布局布线难度,同时降低了研发成本。The high-end storage PCIE switch management module provided by the present invention includes: a substrate and a CPU board for controlling and monitoring the PCIE switch, the CPU board and the substrate are detachably connected, and the substrate is provided with a backplane An external communication interface of the PCIE signal, and an output network port and an output serial port for the CPU board card are also provided on the substrate. The CPU board realizes the monitoring and control of the switch. The base board is provided with various communication interfaces, output network ports and serial ports for the management module, and the CPU board and the base board are detachably connected for communication. When laying out and wiring the management module of the high-end storage PCIE switch, lay out and route the CPU board and base board respectively. Since there is no external communication interface on the CPU board, the layout and wiring on it are simpler, and the substrate only needs to lay out the connection wiring with the CPU board and the layout and wiring of each communication interface, network port, serial port, etc. In this way, The CPU board and base board realize the design modularization, and the layout and wiring are simpler. In subsequent upgrades, it is only necessary to re-upgrade the CPU board, re-layout and route the CPU board, and then connect the upgraded new CPU board to the base board, avoiding communication interfaces, output network ports and serial ports. Layout and routing further reduces the difficulty of layout and routing, while reducing research and development costs.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are For some embodiments of the present invention, those skilled in the art can also obtain other drawings based on these drawings without creative work.
图1为本发明一种具体实施方式所提供的高端存储PCIE交换机管理模块结构示意图。Fig. 1 is a schematic structural diagram of a high-end storage PCIE switch management module provided by a specific embodiment of the present invention.
具体实施方式detailed description
本发明的核心是提供一种高端存储PCIE交换机及其管理模块,可以降低高端存储PCIE交换机的管理模块的布局布线难度,且有利于后续的升级,降低研发成本。The core of the present invention is to provide a high-end storage PCIE switch and its management module, which can reduce the difficulty of layout and wiring of the management module of the high-end storage PCIE switch, facilitate subsequent upgrades, and reduce research and development costs.
为了使本发明的上述目的、特征和优点能够更为明显易懂,下面结合附图对本发明的具体实施方式做详细的说明。In order to make the above objects, features and advantages of the present invention more comprehensible, the specific implementation manners of the present invention will be described in detail below in conjunction with the accompanying drawings.
在以下描述中阐述了具体细节以便于充分理解本发明。但是本发明能够以多种不同于在此描述的其它方式来实施,本领域技术人员可以在不违背本发明内涵的情况下做类似推广。因此本发明不受下面公开的具体实施方式的限制。In the following description, specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways than those described here, and those skilled in the art can make similar extensions without departing from the connotation of the present invention. Accordingly, the present invention is not limited to the specific embodiments disclosed below.
请参考图1,图1为本发明一种具体实施方式所提供的高端存储PCIE交换机管理模块结构示意图。Please refer to FIG. 1, which is a schematic structural diagram of a high-end storage PCIE switch management module provided by a specific embodiment of the present invention.
在本发明的一种具体实施方式中,一种高端存储PCIE交换机管理模块,包括:基板1和用于控制及监控PCIE交换机的CPU板卡2,CPU板卡2和基板1可拆卸连接,基板1上设有提供背板PCIE信号的对外通信接口,基板1上还设有供CPU板卡2对外的输出网口及输出串口。优选地,基板1上设有连接器,连接器上设有容CPU板卡插入连接的插槽,当CPU板卡升级后,可以将升级后的CPU板卡替换原有的CPU板卡插在连接器的插槽上。In a specific embodiment of the present invention, a high-end storage PCIE switch management module includes: a substrate 1 and a CPU board 2 for controlling and monitoring the PCIE switch, the CPU board 2 and the substrate 1 are detachably connected, and the substrate 1 is provided with an external communication interface that provides backplane PCIE signals, and the substrate 1 is also provided with an output network port and an output serial port for the CPU board 2. Preferably, the substrate 1 is provided with a connector, and the connector is provided with a slot for allowing the CPU board to be inserted and connected. When the CPU board is upgraded, the upgraded CPU board can be replaced by the original CPU board and inserted in the connector socket.
在本实施方式中,CPU板卡实现对交换机的监控和控制,基板上设有用于管理模块对外的各通信接口、输出网口及串口等,且CPU板卡和基板可拆卸连接通信。在对高端存储PCIE交换机的管理模块进行布局布线时,分别对CPU板卡和基板进行布局布线。由于CPU板卡上未设有对外的通信接口,其上的布局布线更加简单,而基板只需布局与CPU板卡的连接布线和各通信接口、网口、串口等的布局和布线,这样,CPU板卡和基板实现了设计模块化,布局布线更加简单。在后续升级时,只需重新升级CPU板卡,对CPU板卡重新进行布局布线,然后将升级后的新CPU板卡连接在基板上即可,避免了各通信接口,输出网口及串口的布局布线,进一步降低了布局布线难度,同时降低了研发成本。In this embodiment, the CPU board realizes the monitoring and control of the switch, and the base board is provided with external communication interfaces, output network ports, serial ports, etc. for the management module, and the CPU board and the base board are detachably connected for communication. When laying out and wiring the management module of the high-end storage PCIE switch, lay out and route the CPU board and base board respectively. Since there is no external communication interface on the CPU board, the layout and wiring on it are simpler, and the substrate only needs to lay out the connection wiring with the CPU board and the layout and wiring of each communication interface, network port, serial port, etc. In this way, The CPU board and base board realize the design modularization, and the layout and wiring are simpler. In subsequent upgrades, it is only necessary to re-upgrade the CPU board, re-layout and route the CPU board, and then connect the upgraded new CPU board to the base board, avoiding communication interfaces, output network ports and serial ports. Layout and routing further reduces the difficulty of layout and routing, while reducing research and development costs.
在上述实施方式的基础上,本发明一种实施方式中提供背板PCIE信号的对外通信接口为QSFP+接口,其中,优选该管理模块总共设有8个QSFP+接口,以对外输出PCIE信号,其中该QSFP+接口不仅支持PCIE3.0的规范,且向下兼容PCIE2.0和PCIE1.0。其中,QSFP+为QuadSmallForm-factorPluggablePlus的缩写,QSFP+接口指的是四小体积可插入接口,其解决方案是专为高密度的应用程序。基板上的输出网口为标准网口,管理模块通过网口可以实现对PCIE交换机的控制,其中串口IP目前仍需要通过串口来进行配置。进一步地,输出串口为耳机接口,通过耳机接口来实现对外串口信息的输出,用于通过对应的串口线连接外界通信终端以对PCIE交换机进行配置,其中,输出串口通过配套的串口线连接到电脑端,电脑端通过超级终端等类似软件实现对PCIE交换机的配置。更进一步地,基板上还设有与外界通信终端进行数据传输的USB接口。On the basis of the foregoing embodiments, the external communication interface that provides backplane PCIE signals in an embodiment of the present invention is a QSFP+ interface, wherein, preferably, the management module is provided with 8 QSFP+ interfaces in total to output PCIE signals externally, wherein the The QSFP+ interface not only supports the PCIE3.0 specification, but is also backward compatible with PCIE2.0 and PCIE1.0. Among them, QSFP+ is the abbreviation of QuadSmallForm-factorPluggablePlus, and the QSFP+ interface refers to the four small-volume pluggable interfaces, and its solution is designed for high-density applications. The output network port on the substrate is a standard network port. The management module can control the PCIE switch through the network port. The serial port IP still needs to be configured through the serial port. Further, the output serial port is a headphone interface, and the output of the external serial port information is realized through the headphone interface, which is used to connect the external communication terminal through the corresponding serial port line to configure the PCIE switch, wherein the output serial port is connected to the computer through the supporting serial port line On the computer side, the configuration of the PCIE switch is realized through HyperTerminal and other similar software. Furthermore, a USB interface for data transmission with an external communication terminal is also provided on the substrate.
各通信接口、输出串口、输出网口皆设置在基板上,由于对管理模块进行升级时,这些接口、串口和网口通常是无需改变的,因此,在管理模块升级时,基板无需重新布局布线,降低了管理模块的布局布线难度,降低了研发成本。Each communication interface, output serial port, and output network port are all set on the base board. Since these interfaces, serial ports, and network ports generally do not need to be changed when the management module is upgraded, the base board does not need to be re-layouted and wired when the management module is upgraded. , which reduces the difficulty of layout and wiring of the management module, and reduces the cost of research and development.
在本发明的一种实施方式中,CPU板卡包括控制及监控PCIE交换机的控制芯片、与控制芯片连接的内存条和硬盘。其中,优选内存条为带ECC的SODIMM,内存条的容量为4GB或8GB。进一步地,优选硬盘为M-SATA硬盘,硬盘的容量为32GB。In one embodiment of the present invention, the CPU board includes a control chip for controlling and monitoring the PCIE switch, a memory stick and a hard disk connected to the control chip. Among them, the preferred memory stick is SODIMM with ECC, and the capacity of the memory stick is 4GB or 8GB. Further, preferably, the hard disk is an M-SATA hard disk, and the capacity of the hard disk is 32GB.
其中,ECC是ErrorCorrectingCode的缩写,指的是错误检查和纠正。SODIMM是SmallOutlineDualIn-lineMemoryModule的缩写,即小型双列直插式内存模块。M-SATA硬盘即具有迷你SATA接口的硬盘。上述内存条和硬盘保证了CPU板卡的小型化。Among them, ECC is the abbreviation of ErrorCorrectingCode, referring to error checking and correction. SODIMM is the abbreviation of Small Outline Dual In-line Memory Module, which is a small dual in-line memory module. M-SATA hard disk is a hard disk with mini SATA interface. The above-mentioned memory stick and hard disk ensure the miniaturization of the CPU board.
在本发明的一种实施方式中,基板还包括用于指示PCIE交换机工作状态的LED灯。In one embodiment of the present invention, the substrate further includes an LED light for indicating the working status of the PCIE switch.
在本实施方式中,包括两个LED灯。其中一个为绿色的LED灯,当该灯亮时,表示PCIE交换机处于正常工作状态;另一个为红色LED灯,该灯亮时,表示PCIE交换机出现故障。In this embodiment, two LED lights are included. One of them is a green LED light, when the light is on, it means that the PCIE switch is in normal working state; the other is a red LED light, when the light is on, it means that the PCIE switch is faulty.
本发明一种实施方式还提供了一种高端存储PCIE交换机,包括交换机本体和如上述任一项实施方式提供的高端存储PCIE交换机管理模块。An embodiment of the present invention also provides a high-end storage PCIE switch, including a switch body and the high-end storage PCIE switch management module provided in any one of the above-mentioned embodiments.
在本实施方式中,高端存储PCIE交换机管理模块所用的基本输入输出系统软件为Amazon_BIOS_1.1.00_20140110的bin文件,操作系统为Linux6.4版本。在开机调试时,通过Jack转串口(即输出串口)导出数据,在Linux操作系统下,查看所需的硬件信息,对CPU板卡的功能进行进一步优化。In this embodiment, the basic input and output system software used by the high-end storage PCIE switch management module is the bin file of Amazon_BIOS_1.1.00_20140110, and the operating system is Linux6.4 version. When starting up and debugging, export the data through the Jack to the serial port (that is, the output serial port), and check the required hardware information under the Linux operating system to further optimize the functions of the CPU board.
在本发明的一种实施方式中,将部分为CPU板卡供电的电源单元设计在基板上,从而减少CPU板卡上的电源单元数量,使得电源单元不集中设计在CPU板卡上,也不集中在基板上,既能保证对CPU板卡上各用电部件的电源供给,又能减少电源单元对信号的干扰,提高了信号的质量。In one embodiment of the present invention, part of the power supply unit for supplying power to the CPU board is designed on the substrate, thereby reducing the number of power supply units on the CPU board, so that the power supply unit is not designed on the CPU board, nor Concentrated on the substrate, it can not only ensure the power supply to the electrical components on the CPU board, but also reduce the interference of the power supply unit to the signal, and improve the quality of the signal.
综上所述,本发明实施方式提供的高端存储PCIE交换机及其管理模块,CPU板卡和基板实现了设计模块化,使得布局布线更加简单。在后续升级时,只需重新升级CPU板卡,对CPU板卡重新进行布局布线,然后将升级后的新CPU板卡插接在基板的插槽上即可,避免了各通信接口,输出网口及串口的布局布线,充分利用了空间,进一步降低了布局布线难度。同时,避免了电源单元过分集中在CPU板卡上对信号造成较大的干扰,从而增加了信号的质量,进而降低了板卡的系统风险性,同时降低了研发成本。In summary, the high-end storage PCIE switch and its management module, CPU board and substrate provided by the embodiments of the present invention realize modular design, which makes the layout and wiring simpler. In subsequent upgrades, you only need to re-upgrade the CPU board, re-layout and route the CPU board, and then plug the upgraded new CPU board into the slot on the base board, which avoids communication interfaces and output network The layout and wiring of the port and serial port make full use of the space and further reduce the difficulty of layout and wiring. At the same time, it avoids the excessive concentration of the power supply unit on the CPU board to cause great interference to the signal, thereby increasing the quality of the signal, thereby reducing the system risk of the board and reducing the research and development cost.
以上对本发明所提供的一种高端存储PCIE交换机及其管理模块进行了详细介绍。本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明及其核心思想。应当指出,对于本技术领域的普通技术人员来说,在不脱离本发明原理的前提下,还可以对本发明进行若干改进和修饰,这些改进和修饰也落入本发明权利要求的保护范围内。A high-end storage PCIE switch and its management module provided by the present invention have been introduced in detail above. In this paper, specific examples are used to illustrate the principles and implementation methods of the present invention, and the descriptions of the above embodiments are only used to help understand the present invention and its core ideas. It should be pointed out that for those skilled in the art, without departing from the principles of the present invention, some improvements and modifications can be made to the present invention, and these improvements and modifications also fall within the protection scope of the claims of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510849773.1A CN105512058A (en) | 2015-11-27 | 2015-11-27 | High-end storage PCIE interchanger and management module thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510849773.1A CN105512058A (en) | 2015-11-27 | 2015-11-27 | High-end storage PCIE interchanger and management module thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105512058A true CN105512058A (en) | 2016-04-20 |
Family
ID=55720057
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510849773.1A Pending CN105512058A (en) | 2015-11-27 | 2015-11-27 | High-end storage PCIE interchanger and management module thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105512058A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107341414A (en) * | 2017-07-10 | 2017-11-10 | 黑龙江恒讯科技有限公司 | A kind of storage front end card based on QSFP interfaces 128G |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5732226A (en) * | 1996-04-08 | 1998-03-24 | Vlsi Technology, Inc. | Apparatus for granting either a CPU data bus or a memory data bus or a memory data bus access to a PCI bus |
CN1624674A (en) * | 2003-11-06 | 2005-06-08 | 戴尔产品公司 | Dynamic Reconfiguration of PCI Express Links |
CN101710314A (en) * | 2009-11-17 | 2010-05-19 | 中兴通讯股份有限公司 | High-speed peripheral component interconnection switching controller and realizing method thereof |
CN203930814U (en) * | 2014-06-11 | 2014-11-05 | 浪潮电子信息产业股份有限公司 | A kind of CPU board card based on PCIE interface and configurable switch |
CN105119849A (en) * | 2015-07-21 | 2015-12-02 | 浪潮(北京)电子信息产业有限公司 | Switch architecture and data management method applied to same |
-
2015
- 2015-11-27 CN CN201510849773.1A patent/CN105512058A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5732226A (en) * | 1996-04-08 | 1998-03-24 | Vlsi Technology, Inc. | Apparatus for granting either a CPU data bus or a memory data bus or a memory data bus access to a PCI bus |
CN1624674A (en) * | 2003-11-06 | 2005-06-08 | 戴尔产品公司 | Dynamic Reconfiguration of PCI Express Links |
CN101710314A (en) * | 2009-11-17 | 2010-05-19 | 中兴通讯股份有限公司 | High-speed peripheral component interconnection switching controller and realizing method thereof |
CN203930814U (en) * | 2014-06-11 | 2014-11-05 | 浪潮电子信息产业股份有限公司 | A kind of CPU board card based on PCIE interface and configurable switch |
CN105119849A (en) * | 2015-07-21 | 2015-12-02 | 浪潮(北京)电子信息产业有限公司 | Switch architecture and data management method applied to same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107341414A (en) * | 2017-07-10 | 2017-11-10 | 黑龙江恒讯科技有限公司 | A kind of storage front end card based on QSFP interfaces 128G |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6799706B2 (en) | Storage system and computing system supporting multi-protocol input/output interface | |
US11615044B2 (en) | Graphics processing unit peer-to-peer arrangements | |
US7275935B2 (en) | Universal backplane connection or computer storage chassis | |
CN1812693B (en) | Dual bus interface circuit board components and assemble method thereof | |
KR102191237B1 (en) | Storage device with network access | |
US20150143018A1 (en) | Flexible server system | |
KR20140000182A (en) | Systems and methods for dynamic multi-link compilation partitioning | |
TWI669612B (en) | PCIe fabric connectivity expansion card | |
CN107818062A (en) | A kind of hard disk backboard and its design method of compatible SAS, SATA and NVME hard disk | |
KR102788340B1 (en) | Systems, methods, and devices for attachable compute resources for storage devices | |
CN106528469A (en) | Mainboard | |
CN213276460U (en) | A dual-channel server motherboard and server | |
CN206249150U (en) | A kind of storage server | |
CN111104358A (en) | Disaggregating computer system | |
CN213276461U (en) | A dual-channel server motherboard and server | |
CN202602659U (en) | Ten gigabit Ethernet optical fiber network card | |
CN213365381U (en) | Main board | |
CN116028409B (en) | Riser card, motherboard, computer, data transmission method, device and medium | |
CN207833500U (en) | A kind of 40G rate network interface cards for supporting non-standard interface | |
CN105512058A (en) | High-end storage PCIE interchanger and management module thereof | |
US20170046291A1 (en) | Multi-server system interconnect | |
CN107491408B (en) | Computing server node | |
CN213276522U (en) | Server mainboard and one-way server | |
CN214256754U (en) | PCB connecting plate module for data synchronization of fault-tolerant computer | |
CN207302041U (en) | A kind of framework that bus functionality apolegamy is realized based on detachable components switching |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160420 |
|
RJ01 | Rejection of invention patent application after publication |