[go: up one dir, main page]

CN104810341B - A kind of method for packing of high-frequency interconnection structure using low parasitic inductance - Google Patents

A kind of method for packing of high-frequency interconnection structure using low parasitic inductance Download PDF

Info

Publication number
CN104810341B
CN104810341B CN201510184868.6A CN201510184868A CN104810341B CN 104810341 B CN104810341 B CN 104810341B CN 201510184868 A CN201510184868 A CN 201510184868A CN 104810341 B CN104810341 B CN 104810341B
Authority
CN
China
Prior art keywords
chip
slide glass
special
shaped slide
interconnection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510184868.6A
Other languages
Chinese (zh)
Other versions
CN104810341A (en
Inventor
刘杰
苏娟
周林
沈川
邓贤进
张健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Electronic Engineering of CAEP
Original Assignee
Institute of Electronic Engineering of CAEP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Electronic Engineering of CAEP filed Critical Institute of Electronic Engineering of CAEP
Priority to CN201510184868.6A priority Critical patent/CN104810341B/en
Publication of CN104810341A publication Critical patent/CN104810341A/en
Application granted granted Critical
Publication of CN104810341B publication Critical patent/CN104810341B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Optical Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

The invention discloses a kind of method for packing of the high-frequency interconnection structure using low parasitic inductance, its structure includes chip and special-shaped slide glass, and chip is provided below pad, pad is also equipped with above special-shaped slide glass, is interconnected between two pads by indium pellet;The height of indium pellet is less than 5 microns;Chip and special-shaped slide glass are interconnected by the present invention using by indium pellet, since indium pellet is low for fusing point, and quality dead-soft, avalanche and thawing can be produced in flip-chip interconnection, effectively reduces interconnection height, reduces the stray inductance of interconnection;At the same time in the special-shaped slide glass of " returning " word shape, parasitic capacitance is produced between chip and slide glass after it also avoid upside-down mounting.Co-planar waveguide probe is made in special-shaped slide glass, the slide glass and chip that have interconnected are assembled in wave-guide cavity wave by micro-group dress, millimeter wave and THz wave chip package can be become light guide module.

Description

A kind of method for packing of high-frequency interconnection structure using low parasitic inductance
Technical field
The present invention relates to technical field of integrated circuits, is the interconnection structure between chip and its application, is specifically a kind of profit With the method for packing of the high-frequency interconnection structure of low parasitic inductance.
Technical background
Millimeter wave and THz wave refer to that frequency is 30GHz to 3THz electromagnetic waves, and operation wavelength is 10mm to 0.1mm. Millimeter wave and THz wave encapsulation are there are an especially important problem, that is, assemble and connect multiple monolithic microwaves and integrate electricity Road(MMIC)Establish the front ends of millimeter waves of multi-chip module.Therefore the interconnection between chip needs have low parasitic inductance, at the same time Since the pad in high frequency chip is smaller, generally only 50um × 50um, or even smaller 30um × 30um.
Chip is fixed or is physically connected to and is known as interconnecting on slide glass.The method of interconnection mainly has:Bonding line, flip-chip And TSV technology is three kinds of common interconnection techniques.Flip-chip bonding is that salient point and straight is formed on the connection pad of chip The technique of PCB slide glasses or metal slide glass is connected in succession.Flip-chip bonding techniques have clear advantage:Interconnection structure is most short, posts Raw inductance is minimum.
In traditional flip-chip interconnection process, salient point is tin alloy ball, and tin is a kind of relatively low material of fusing point, by tin When salient point is interconnected made of alloying pellet, often occur that salient point caves in;Have and propose to replace tin using copper post in kind of new process Alloying pellet salient point is connected a chip on slide glass.Thus replace tin alloy ball salient point using copper post and connect a chip to energy on slide glass Enough copper post is avoided to cave in.No matter tin alloy ball or copper post, height all influenced be subject to chip bonding pad size.For due to 50um × 50um pads, the height after interconnection are generally less than 10um.Very big parasitism electricity can be thus formed between chip and slide glass Hold, the performance of chip can be seriously affected.
To sum up, a kind of high-frequency interconnection structure of low parasitic inductance how is designed, specifically, is applicable in flip-chip interconnection technique Low clearance problem, while the parasitic inductance of high-frequency interconnection is reduced, encapsulation performance is improved, is that those skilled in the art urgently need to solve A problem certainly.
The content of the invention
The present invention is directed to propose a kind of method for packing of high-frequency interconnection structure using low parasitic inductance, using millimeter wave and By upside-down mounting slide structure interconnect outside piece between THz wave chip, to solve existing high frequency chip flip-chip interconnection technique The low influence to chip performance of bumps, while the parasitic inductance of high-frequency interconnection is reduced, the matching between chip is improved, improves envelope Fill performance.
Technical scheme is as follows:
A kind of high-frequency interconnection structure using low parasitic inductance, it is characterised in that:Including chip and special-shaped slide glass, under chip Face is provided with pad, and pad is also equipped with above special-shaped slide glass, is interconnected between two pads by indium pellet.
By being installed to chip and special-shaped slide glass application certain temperature and pressure, the temperature of application is 125-135 DEG C, The pressure of application is 9-12Kg.
The height of indium pellet after installation is less than 5 microns.
The fusing point of the indium pellet is 156.61 DEG C, and conductivity is 83.7n Ω/m, and quality dead-soft.The meeting in flip-chip interconnection Avalanche and thawing are produced, therefore interconnection height can be reduced to below 5 microns, can effectively reduce the stray inductance of interconnection.
The center of the abnormity slide glass is hollow-out part, and hollow-out part is rectangle, and this avoid chip after upside-down mounting and load Parasitic capacitance is produced between piece.
, can be by millimeter wave and THz wave chip package into waveguide using metal cavity using above-mentioned high-frequency interconnection structure Module, specific encapsulation process are:
The first step, by the form of the high-frequency interconnection structure, by chip and special-shaped slide glass with co-planar waveguide probe It is interconnected;
Second step, chip and special-shaped slide glass are assembled on metal support plate by conducting resinl;
3rd step, the metal support plate for being assembled with chip and special-shaped slide glass is assembled in waveguide lower chamber by conducting resinl;
4th step, according to order from top to bottom, successively fills waveguide upper cavity, power panel, cover board and waveguide lower chamber Millimeter wave and THz wave chip package are become into light guide module with, realizing together.
Beneficial effects of the present invention are as follows:
Chip and special-shaped slide glass are interconnected by the present invention using by indium pellet, since indium pellet is low for fusing point, and quality Dead-soft, avalanche and thawing can be produced in flip-chip interconnection, effectively reduces interconnection height, reduce the stray inductance of interconnection;Together When be in " returning " word shape special-shaped slide glass, parasitic capacitance is produced between chip and slide glass after it also avoid upside-down mounting.In special-shaped slide glass Co-planar waveguide probe is made, is assembled the slide glass and chip that have interconnected in wave-guide cavity wave by micro-group dress, can be by millimeter wave Become light guide module with THz wave chip package.
Brief description of the drawings
Fig. 1 is the diagrammatic cross-section of the flipchip interconnection structure of the present invention;
Fig. 2 is that the chip package of the present invention becomes the schematic diagram of light guide module;
Wherein, reference numeral is:Chip 1, pad 2, indium pellet 3, pad 4, special-shaped slide glass 5, waveguide upper cavity 6, chip 7, Special-shaped slide glass 8, metal support plate 9, waveguide lower chamber 10, power panel 11, cover board 12.
Embodiment
The present invention is that chip and special-shaped substrate are interconnected by indium pellet, since indium pellet is low for fusing point, and quality pole It is soft, avalanche and thawing can be produced in flip-chip interconnection, the height of interconnection can be reduced, reduces stray inductance.In " returning " word shape Special-shaped slide glass, parasitic capacitance is produced after it also avoid upside-down mounting between chip and slide glass.The abnormity interconnected is carried by micro-group dress Piece and chip are assemblied in wave-guide cavity wave, millimeter wave and THz wave chip package can be become light guide module.
Embodiment 1
As shown in Figure 1, a kind of high-frequency interconnection structure using low parasitic inductance, including chip and special-shaped slide glass, under chip Face is provided with pad, and pad is also equipped with above special-shaped slide glass, is interconnected between two pads by indium pellet.
By applying 125 DEG C to chip and special-shaped slide glass, application pressure is 12Kg, and the height of the indium pellet after installation is 1-5 A micron.
The fusing point of the indium pellet is 156.61 DEG C, and conductivity is 83.7n Ω/m, and quality dead-soft.The meeting in flip-chip interconnection Avalanche and thawing are produced, therefore interconnection height can be reduced to below 5 microns, can effectively reduce the stray inductance of interconnection.
The center hollow out of the abnormity slide glass, the part of hollow out is rectangle, thus is avoided that after upside-down mounting between chip and slide glass Produce parasitic capacitance.
Embodiment 2
Weldering is provided below in a kind of high-frequency interconnection structure using low parasitic inductance, including chip and special-shaped slide glass, chip Disk, is also equipped with pad above special-shaped slide glass, is interconnected between two pads by indium pellet.
By applying 130 DEG C to chip and special-shaped slide glass, application pressure is 10Kg, the height of the indium pellet after installation 1-5 Micron.
The fusing point of the indium pellet is 156.61 DEG C, and conductivity is 83.7n Ω/m, and quality dead-soft.The meeting in flip-chip interconnection Avalanche and thawing are produced, therefore interconnection height can be reduced to below 5 microns, can effectively reduce the stray inductance of interconnection.
The center hollow out of the abnormity slide glass, the part of hollow out is rectangle, thus is avoided that after upside-down mounting between chip and slide glass Produce parasitic capacitance.
Embodiment 3
As shown in Figure 1, a kind of high-frequency interconnection structure using low parasitic inductance, including chip and special-shaped slide glass, under chip Face is provided with pad, and pad is also equipped with above special-shaped slide glass, is interconnected between two pads by indium pellet.
By applying 135 DEG C to chip and special-shaped slide glass, application pressure is 9Kg, and height 1-5 of the indium pellet after installation is micro- Rice.
The fusing point of the indium pellet is 156.61 DEG C, and conductivity is 83.7n Ω/m, and quality dead-soft.The meeting in flip-chip interconnection Avalanche and thawing are produced, therefore interconnection height can be reduced to below 5 microns, can effectively reduce the stray inductance of interconnection.
The center hollow out of the abnormity slide glass, the part of hollow out is rectangle, thus is avoided that after upside-down mounting between chip and slide glass Produce parasitic capacitance.
Embodiment 4
, can be by millimeter wave and THz wave chip package into waveguide using metal cavity using above-mentioned high-frequency interconnection structure Module, as shown in Fig. 2, specific encapsulation process is:
The first step, chip 7 is interconnected by above-mentioned interconnecting method and with co-planar waveguide probe abnormity slide glass 8;
Second step, chip 7 and special-shaped slide glass 8 are assembled on metal support plate 9 by conducting resinl;
3rd step, waveguide lower chamber is assembled to by the metal support plate 9 for being assembled with chip 7 and special-shaped slide glass 8 by conducting resinl In 10;
Waveguide upper cavity 6, power panel 11, cover board 12 and waveguide lower chamber 10, are assembled together by the 4th step successively, realize Millimeter wave and THz wave chip package are become into light guide module.
High-frequency interconnection structure of the present invention has the advantages that low parasitic inductance, low-loss.By the interconnection structure into Interconnected between row high frequency chip, the results showed that this method has good performance.The high-frequency model made by this method, achieves Superior performance.

Claims (3)

  1. A kind of 1. method for packing of high-frequency interconnection structure using low parasitic inductance, it is characterised in that:Will milli using metal cavity Metric wave and THz wave chip package are into light guide module, specific encapsulation process:
    The first step, chip and the special-shaped slide glass with co-planar waveguide probe are interconnected;Weldering is provided below in the chip Disk, is also equipped with pad above special-shaped slide glass, is interconnected between two pads by indium pellet;The height of indium pellet is less than 5 microns;
    Second step, chip and special-shaped slide glass are assembled on metal support plate by conducting resinl;
    3rd step, the metal support plate for being assembled with chip and special-shaped slide glass is assembled in waveguide lower chamber by conducting resinl;
    4th step, according to order from top to bottom, successively assembles waveguide upper cavity, power panel, cover board and waveguide lower chamber Together, realize becomes light guide module by millimeter wave and THz wave chip package;
    The center of the abnormity slide glass is hollow-out part, and parasitic capacitance is produced between chip and slide glass after avoiding upside-down mounting.
  2. 2. the method for packing of the high-frequency interconnection structure according to claim 1 using low parasitic inductance, it is characterised in that:Institute The hollow-out part for stating the center of special-shaped slide glass is rectangle.
  3. 3. the method for packing of the high-frequency interconnection structure according to claim 2 using low parasitic inductance, it is characterised in that:It is logical Cross to chip and special-shaped slide glass applies certain temperature and pressure is installed, the temperature of application is 125-135 DEG C, the pressure of application For 9-12Kg.
CN201510184868.6A 2015-04-20 2015-04-20 A kind of method for packing of high-frequency interconnection structure using low parasitic inductance Active CN104810341B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510184868.6A CN104810341B (en) 2015-04-20 2015-04-20 A kind of method for packing of high-frequency interconnection structure using low parasitic inductance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510184868.6A CN104810341B (en) 2015-04-20 2015-04-20 A kind of method for packing of high-frequency interconnection structure using low parasitic inductance

Publications (2)

Publication Number Publication Date
CN104810341A CN104810341A (en) 2015-07-29
CN104810341B true CN104810341B (en) 2018-04-24

Family

ID=53695053

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510184868.6A Active CN104810341B (en) 2015-04-20 2015-04-20 A kind of method for packing of high-frequency interconnection structure using low parasitic inductance

Country Status (1)

Country Link
CN (1) CN104810341B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7339807B2 (en) * 2019-08-06 2023-09-06 日本ルメンタム株式会社 semiconductor light emitting device
CN112701092A (en) * 2020-12-24 2021-04-23 北京国联万众半导体科技有限公司 Millimeter wave monolithic integrated circuit packaging structure and packaging method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5389792A (en) * 1993-01-04 1995-02-14 Grumman Aerospace Corporation Electron microprobe utilizing thermal detector arrays
CN102590731A (en) * 2012-01-17 2012-07-18 中国科学院上海微系统与信息技术研究所 Method for realizing silicon read-out circuit test in infrared focal plane array

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5389792A (en) * 1993-01-04 1995-02-14 Grumman Aerospace Corporation Electron microprobe utilizing thermal detector arrays
CN102590731A (en) * 2012-01-17 2012-07-18 中国科学院上海微系统与信息技术研究所 Method for realizing silicon read-out circuit test in infrared focal plane array

Also Published As

Publication number Publication date
CN104810341A (en) 2015-07-29

Similar Documents

Publication Publication Date Title
US10658312B2 (en) Embedded millimeter-wave phased array module
US7911066B2 (en) Through-chip via interconnects for stacked integrated circuit structures
US8441809B2 (en) Microelectronic package containing silicon connecting region for high density interconnects, and method of manufacturing same
US7999359B2 (en) Semiconductor package with electromagnetic shield
US8004070B1 (en) Wire-free chip module and method
US11488880B2 (en) Enclosure for an electronic component
CN104602449B (en) System and method for millimetre-wave circuit plate
CN206451823U (en) A microstrip antenna element integrated with a CMOS chip
CN103237412B (en) A kind of soft copy mounting structure and manufacture method, soft copy product
KR20130076899A (en) Lower ic package structure for coupling with an upper ic package to form a package-on-package (pop) assembly and pop assembly including such a lower ic package structure
CN106449442B (en) A kind of flip-chip interconnection process of high frequency chip waveguide footprint
CN110534498A (en) The semiconductor devices of encapsulation
TWI557854B (en) Integrated millimeter-wave chip package
CN104810341B (en) A kind of method for packing of high-frequency interconnection structure using low parasitic inductance
CN101840896B (en) Flip-chip high-heat-radiation spheroidal array encapsulation structure
CN102074555A (en) Device and interconnect in flip chip architecture
CN104465642A (en) Fan-out type packaging structure based on multiple layers of chips of organic substrate and packaging method
CN207637785U (en) Novel high-frequency microwave high power limiter welding assembly structure
CN203707560U (en) Packaging structure of photoelectronic integrated chip
US20220084964A1 (en) Method for conveying high frequency module and a high-frequency module
CN204011390U (en) The ceramic packaging shell of chip is installed in a kind of upside-down mounting
CN104779224B (en) A QFN packaging structure for power devices
CN113161301A (en) Packaging structure suitable for high-integration semiconductor module
CN221304683U (en) CSP module structure and radio frequency smart card
CN211255240U (en) Leadless MEMS chip packaging structure based on window type substrate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant