[go: up one dir, main page]

CN104793120B - The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method - Google Patents

The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method Download PDF

Info

Publication number
CN104793120B
CN104793120B CN201510157881.2A CN201510157881A CN104793120B CN 104793120 B CN104793120 B CN 104793120B CN 201510157881 A CN201510157881 A CN 201510157881A CN 104793120 B CN104793120 B CN 104793120B
Authority
CN
China
Prior art keywords
tsv structure
tsv
measured
silicon
silicon hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201510157881.2A
Other languages
Chinese (zh)
Other versions
CN104793120A (en
Inventor
李尔平
李永胜
杨德操
魏兴昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang University ZJU
Original Assignee
Zhejiang University ZJU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang University ZJU filed Critical Zhejiang University ZJU
Priority to CN201510157881.2A priority Critical patent/CN104793120B/en
Publication of CN104793120A publication Critical patent/CN104793120A/en
Application granted granted Critical
Publication of CN104793120B publication Critical patent/CN104793120B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

本发明公开了一种基于去嵌入法测量硅通孔电特性的测量结构。对于二端口及多端口互联结构,同一侧的信号和地待测TSV结构中心连线的垂直平分线上布置有隔离TSV结构,隔离TSV结构用于隔离垂直的待测TSV结构与水平的底面RDL导体之间的电磁耦合,主要由间隔布置的金属硅通孔柱构成;隔离TSV结构为内侧隔离TSV结构或者内侧隔离TSV结构与外侧隔离TSV结构两者的结合。本发明与现有的硅通孔生产工艺完全兼容,适合于通过去嵌入的实验测试方法测量微波、毫米波段硅通孔的电磁特性,与传统的测量方法相比大大提高了测量精度,在微波、毫米波段三维结构的测量领域将具有巨大的应用价值。

The invention discloses a measurement structure for measuring the electrical characteristics of through-silicon holes based on a de-embedding method. For two-port and multi-port interconnection structures, an isolated TSV structure is arranged on the vertical bisector of the center connection line of the signal and ground TSV structure to be tested on the same side, and the isolated TSV structure is used to isolate the vertical TSV structure to be tested from the horizontal bottom surface RDL The electromagnetic coupling between conductors is mainly composed of metal through-silicon via columns arranged at intervals; the isolation TSV structure is an inner isolation TSV structure or a combination of an inner isolation TSV structure and an outer isolation TSV structure. The invention is fully compatible with the existing TSV production process, and is suitable for measuring the electromagnetic characteristics of microwave and millimeter-wave band TSVs through de-embedded experimental testing methods. Compared with traditional measurement methods, the measurement accuracy is greatly improved. , The field of measurement of three-dimensional structures in the millimeter wave band will have great application value.

Description

基于去嵌入法测量硅通孔电特性的测量结构Measuring Structure for Measuring TSV Electrical Properties Based on De-embedding Method

技术领域technical field

本发明涉及了一种集成电路硅通孔的测量结构,尤其是涉及了微波、毫米波段器件测试领域的一种基于去嵌入法测量硅通孔电特性的测量结构,削弱硅通孔和与其连接的水平互联线的耦合噪声,进而显著提高去嵌入法测量电特性精度。The present invention relates to a measurement structure of integrated circuit through-silicon vias, in particular to a measurement structure for measuring the electrical characteristics of through-silicon vias based on the de-embedding method in the field of microwave and millimeter-wave device testing, which weakens the through-silicon vias and their connections The coupling noise of the horizontal interconnection lines can significantly improve the accuracy of the electrical characteristics measured by the de-embedding method.

背景技术Background technique

目前主流集成电路的设计,包括英特尔的多芯片架构,延续的仍然是传统的二维扁平系统架构,但随着晶体管的特征尺寸不断减小,互连线性能的瓶颈效应,以及摩尔定律对尺寸极限的制约,呼唤一种新的集成电路系统架构的出现,以便充分体现其立体的垂直尺度——这就是三维集成电路。三维集成电路技术,已成为国际公认的微电子业中长期持续发展的关键性前沿技术,而硅通孔结构作为其核心技术,更是成为国际研究的热点。At present, the design of mainstream integrated circuits, including Intel's multi-chip architecture, continues the traditional two-dimensional flat system architecture. Limit constraints call for the emergence of a new integrated circuit system architecture in order to fully reflect its three-dimensional vertical scale—this is the three-dimensional integrated circuit. Three-dimensional integrated circuit technology has become an internationally recognized key frontier technology for the medium and long-term sustainable development of the microelectronics industry, and the through-silicon via structure, as its core technology, has become an international research hotspot.

微波、毫米波段硅通孔的电特性对于三维集成电路的性能有着重要的影响,而作为一种垂直结构,硅通孔的电特性无法通过目前普遍使用的单面探针直接进行测量,因此大量的实验工作都是在“垂直—水平—垂直”的结构上展开,通过改变水平结构长度,多次测量整个结构的电特性,或者测量整个结构的电特性和水平结构的电特性,进而通过去嵌入方法求得垂直硅通孔的电特性。The electrical characteristics of through-silicon vias in microwave and millimeter wave bands have an important impact on the performance of three-dimensional integrated circuits. As a vertical structure, the electrical characteristics of through-silicon vias cannot be directly measured by single-sided probes commonly used at present. The experimental work is carried out on the "vertical-horizontal-vertical" structure. By changing the length of the horizontal structure, the electrical characteristics of the entire structure are measured multiple times, or the electrical characteristics of the entire structure and the electrical characteristics of the horizontal structure are measured. The electrical characteristics of vertical TSVs are obtained by embedding method.

本发明基于去嵌入方法,其优势在于只需要在同一平面进行测量,并且不需要测量单独的水平互联结构。The present invention is based on a de-embedding method, which has the advantage that it only needs to be measured on the same plane, and does not need to measure a separate horizontal interconnection structure.

设被测无缘垂直结构硅通孔的电学特性传输矩阵是[X]T,散射系数矩阵是[X]S;底部水平连接线电学特性传输矩阵是[R]T,散射系数矩阵是[R]S;整体结构电学特性传输矩阵是[DUT]T,散射系数矩阵是[DUT]S。在实际测量中,设置多组不同长度的底部水平连接线,其长度分别为500μm、1000μm和2000μm等。根据长度不同,其电学特性的参数应具有如下关系:Assume that the transmission matrix of the electrical characteristics of the measured passive vertical structure TSV is [X] T , and the matrix of the scattering coefficient is [X] S ; the transmission matrix of the electrical characteristics of the horizontal connection line at the bottom is [R] T , and the matrix of the scattering coefficient is [R] S ; the transmission matrix of the electrical properties of the overall structure is [DUT] T , and the scattering coefficient matrix is [DUT] S . In the actual measurement, multiple sets of bottom horizontal connecting lines with different lengths are set, the lengths of which are 500 μm, 1000 μm and 2000 μm, etc. respectively. According to different lengths, the parameters of its electrical characteristics should have the following relationship:

[R]T,2000μm=[R]T,1000μm 2=[R]T,500μm 4 (1)[R] T,2000μm =[R] T,1000μm 2 =[R] T,500μm 4 (1)

对于不同长度的整体结构,理想情况下应满足如下关系,For overall structures of different lengths, the following relationship should ideally be satisfied,

[DUT]T=[X]T×[R]T×[X]T (2)[DUT] T = [X] T × [R] T × [X] T (2)

整体结构的散射系数矩阵[DUT]S可以通过探针台和矢量网络分析仪直接测量得出。二端口散射矩阵[T]和传输矩阵[S]对应关系如下(四端口略去),The scattering coefficient matrix [DUT] S of the overall structure can be directly measured by a probe station and a vector network analyzer. The corresponding relationship between the two-port scattering matrix [T] and the transmission matrix [S] is as follows (four ports are omitted),

因此多组长度的[DUT]T是可以通过直接测量得到的量。待测垂直结构硅通孔在这些整体结构中是保持不变的,因此可以用公式(1)(2)推导得出:Therefore the [DUT] T of multiple group lengths is a quantity that can be obtained by direct measurement. The vertical structure TSVs to be tested remain unchanged in these overall structures, so formulas (1) (2) can be used to derive:

多组长度可以得出多组测量结果,利用最小二乘法可以得到更精确的结果。然而该方法是基于式(2)的理想条件,即垂直互联与水平互联互不影响,二者连接后各自的电特性保持不变,但在微波、毫米波频段,二者较强的电磁耦合使得他们无法保持各自的电特性不变,这个条件无法满足,进而大大增加了整个方法的误差,如图1所示。Multiple sets of lengths can be used to obtain multiple sets of measurement results, and the least square method can be used to obtain more accurate results. However, this method is based on the ideal condition of formula (2), that is, the vertical interconnection and the horizontal interconnection do not affect each other, and the electrical characteristics of the two remain unchanged after the connection, but in the microwave and millimeter wave frequency bands, the strong electromagnetic coupling between the two This makes them unable to keep their respective electrical characteristics unchanged, and this condition cannot be met, which in turn greatly increases the error of the entire method, as shown in Figure 1.

由此,在微波、毫米波频段,垂直硅通孔与水平互联结构之间有很强的电磁耦合,它们相互影响,大大增加了上述方法的误差。Therefore, in the microwave and millimeter wave frequency bands, there is a strong electromagnetic coupling between the vertical TSVs and the horizontal interconnection structures, and they affect each other, which greatly increases the error of the above method.

发明内容Contents of the invention

针对如何削弱垂直通孔与水平互联线之间的耦合,提高去嵌入测量方法的精度这上述问题,本发明提出了一种基于去嵌入法测量硅通孔电特性的测量结构,适用于两端口及多端口,可以大大提高测量的精度。Aiming at the above-mentioned problem of how to weaken the coupling between vertical vias and horizontal interconnection lines and improve the accuracy of the de-embedding measurement method, the present invention proposes a measurement structure based on the de-embedding method for measuring the electrical characteristics of through-silicon vias, which is suitable for two-port And multi-port, can greatly improve the accuracy of measurement.

本发明解决其技术问题所采用的技术方案:The technical solution adopted by the present invention to solve its technical problems:

本发明包括硅衬底、底面RDL导体、通过底面RDL导体连接的待测TSV结构、凸起和测试引脚,待测TSV结构由对称分布在两侧的两组待测硅通孔柱构成,待测TSV结构包括信号待测TSV结构和地待测TSV结构,其特征在于:对于二端口及多端口互联结构,同一侧的信号待测TSV结构和地待测TSV结构中心连线的垂直平分线上布置有隔离TSV结构,隔离TSV结构用于隔离垂直的待测TSV结构与水平的底面RDL导体之间的电磁耦合,隔离TSV结构主要由间隔布置的金属硅通孔柱构成;隔离TSV结构为内侧隔离TSV结构或者内侧隔离TSV结构与外侧隔离TSV结构两者的结合,内侧隔离TSV结构位于互联内侧,外侧隔离TSV结构位于互联外侧。The invention includes a silicon substrate, a bottom RDL conductor, a TSV structure to be tested connected through the bottom RDL conductor, bumps and test pins, and the TSV structure to be tested is composed of two sets of TSV pillars to be tested symmetrically distributed on both sides. The TSV structure to be tested includes a signal TSV structure to be tested and a ground TSV structure to be tested, which is characterized in that: for two-port and multi-port interconnection structures, the vertical bisection of the central connection between the signal TSV structure to be tested and the ground TSV structure to be tested on the same side An isolated TSV structure is arranged on the line. The isolated TSV structure is used to isolate the electromagnetic coupling between the vertical TSV structure to be tested and the horizontal bottom RDL conductor. The isolated TSV structure is mainly composed of metal through-silicon via columns arranged at intervals; the isolated TSV structure The inner isolation TSV structure or the combination of the inner isolation TSV structure and the outer isolation TSV structure, the inner isolation TSV structure is located inside the interconnection, and the outer isolation TSV structure is located outside the interconnection.

所述的硅衬底上顶面设有顶部衬底绝缘层,硅衬底下底面与底面RDL导体之间设有底部衬底绝缘层,隔离TSV结构的金属硅通孔柱贯通硅衬底,不进入硅衬底上、下的顶部衬底绝缘层和底部衬底绝缘层中。The top surface of the silicon substrate is provided with a top substrate insulating layer, and the bottom substrate insulating layer is provided between the lower surface of the silicon substrate and the RDL conductor on the bottom surface, and the metal through-silicon via column for isolating the TSV structure penetrates the silicon substrate, without Into the upper and lower top and bottom substrate insulating layers of the silicon substrate.

作为优选,所述的信号待测TSV结构和地待测TSV结构中心连线中点与离待测TSV结构最近的金属硅通孔柱中心之间的距离大于待测TSV结构的单个待测硅通孔柱与隔离TSV结构的单个金属硅通孔柱的半径之和。Preferably, the distance between the midpoint of the connecting line between the signal TSV structure to be tested and the ground center of the TSV structure to be tested and the center of the TSV column closest to the TSV structure to be tested is greater than that of a single silicon chip to be tested in the TSV structure to be tested. The sum of the radii of the via pillar and the individual TSV pillars that isolate the TSV structure.

作为优选,所述的相邻的金属硅通孔柱之间的间隙大于等于金属硅通孔柱的直径。Preferably, the gap between the adjacent metal TSV columns is greater than or equal to the diameter of the metal TSV columns.

所述的隔离TSV结构的金属硅通孔柱与衬底之间设有氧化绝缘层。An oxide insulation layer is provided between the metal TSV column and the substrate for isolating the TSV structure.

所述的隔离TSV结构的金属硅通孔可采用功函数与硅接近的金属,隔离TSV结构与硅衬底之间形成欧姆接触层。The metal through-silicon via for isolating the TSV structure can use a metal whose work function is close to that of silicon, and an ohmic contact layer is formed between the isolating TSV structure and the silicon substrate.

作为优选,所述的隔离TSV结构的金属硅通孔柱采用金、铂等金属,金属硅通孔柱与硅衬底之间形成欧姆接触层。Preferably, the metal through-silicon vias for isolating the TSV structure are made of metals such as gold and platinum, and an ohmic contact layer is formed between the metal through-silicon vias and the silicon substrate.

在所述隔离TSV结构的周围对硅衬底进行重掺杂,金属硅通孔柱与硅衬底之间形成欧姆接触层。The silicon substrate is heavily doped around the isolation TSV structure, and an ohmic contact layer is formed between the metal TSV column and the silicon substrate.

本发明的隔离TSV结构有三种结构情况,分别是设有氧化绝缘层,采用功函数与硅相近的金属以及采用普通金属但引入重掺杂层,后两者都没有氧化层,三种结构一般不同时使用。去掉氧化层的效果更好,但成本更高。The isolation TSV structure of the present invention has three structural situations, namely, an oxide insulating layer is provided, a metal with a work function similar to silicon is used, and an ordinary metal is used but a heavily doped layer is introduced. The latter two have no oxide layer. The three structures are generally Not used at the same time. The effect of removing the oxide layer is better, but the cost is higher.

本发明具有的有益的效果是:The beneficial effects that the present invention has are:

本发明通过在硅中增加隔离柱,大大削弱基本测量结构“垂直—水平—垂直”中垂直的硅通孔与水平的互连线之间的电磁耦合,同时控制隔离柱到传递信号的硅通孔之间的距离以及隔离柱的密度,使得隔离柱对于垂直结构和水平结构本身的电磁特性的影响非常的小,进而可以通过去嵌入的测试方法较为准确的求得硅通孔的电磁特性。The present invention greatly weakens the electromagnetic coupling between the vertical through-silicon vias and the horizontal interconnection lines in the basic measurement structure "vertical-horizontal-vertical" by adding isolation columns to the silicon, and at the same time controls the isolation from the isolation columns to the through-silicon vias that transmit signals. The distance between the holes and the density of the isolation columns make the isolation columns have very little influence on the electromagnetic characteristics of the vertical structure and the horizontal structure itself, and then the electromagnetic characteristics of the TSVs can be obtained more accurately through the de-embedding test method.

本发明由于考虑到去嵌入方法理想成立的条件,适当的添加隔离硅通孔,使得条件更接近理想情况,进而使去嵌入方法对于二端口网络的传输特性的误差降低数十个百分点,而对于四端口网络,其传输特性和远端耦合的误差各降低数十个百分点。In the present invention, considering the ideal conditions of the de-embedding method, the isolation through-silicon vias are appropriately added, so that the conditions are closer to the ideal situation, and then the error of the de-embedding method for the transmission characteristics of the two-port network is reduced by tens of percentage points, while for For a four-port network, the errors of its transmission characteristics and remote coupling are reduced by tens of percentage points.

附图说明Description of drawings

图1是本发明针对的现有技术问题的寄生参数原理示意图。Fig. 1 is a schematic diagram of the principle of parasitic parameters of the prior art problem addressed by the present invention.

图2是本发明测量结构原理示意图。Fig. 2 is a schematic diagram of the principle of the measurement structure of the present invention.

图3是本发明针对双端口的结构示意图。Fig. 3 is a schematic diagram of the structure of the present invention for dual ports.

图4是本发明针对四端口的结构示意图。Fig. 4 is a schematic diagram of the structure of the present invention for four ports.

图5是本发明采用单侧屏蔽的俯视图。Fig. 5 is a top view of the present invention using one-sided shielding.

图6是本发明采用单侧屏蔽的前视图。Figure 6 is a front view of the present invention using a single-sided shield.

图7是本发明采用两侧屏蔽的俯视图。Fig. 7 is a top view of the present invention using shielding on both sides.

图8是图5中具有氧化保护层的隔离TSV结构的局部放大图。FIG. 8 is a partially enlarged view of the isolated TSV structure with an oxidation protection layer in FIG. 5 .

图9是图5中具有重掺杂层的隔离TSV结构的局部放大图。FIG. 9 is a partially enlarged view of the isolated TSV structure with a heavily doped layer in FIG. 5 .

图10是实施例中采用图4的四端口结构的近端对比结果示意图。Fig. 10 is a schematic diagram of the near-end comparison results using the four-port structure of Fig. 4 in the embodiment.

图11实施例中采用图4的四端口结构的远端对比结果示意图。FIG. 11 is a schematic diagram of remote comparison results using the four-port structure in FIG. 4 in the embodiment.

图中:1、硅衬底,2、底面RDL导体,3、信号待测TSV结构,4、凸起(Via),5、内侧隔离TSV结构,6、测试引脚(Pads),7、氧化绝缘层,8、顶部衬底绝缘层,9、底部衬底绝缘层,10、外侧隔离TSV结构,11、欧姆接触层,12、地待测TSV结构。In the figure: 1. Silicon substrate, 2. RDL conductor on the bottom surface, 3. TSV structure for signals to be tested, 4. Via, 5. Internal isolation TSV structure, 6. Test pins (Pads), 7. Oxidation Insulation layer, 8, top substrate insulation layer, 9, bottom substrate insulation layer, 10, outer isolation TSV structure, 11, ohmic contact layer, 12, ground TSV structure to be tested.

具体实施方式detailed description

下面结合附图和实施例对本发明作进一步说明。The present invention will be further described below in conjunction with drawings and embodiments.

如图2所示,本发明测量结构包括硅衬底1、底面RDL(Redistribution Layer,再布线层)导体2、通过底面RDL导体2连接的待测TSV(Through Silicon Via,TSV)结构、凸起4和测试引脚6,待测TSV结构由对称分布在两侧的两组待测硅通孔柱构成,待测TSV结构包括信号待测TSV结构3和地待测TSV结构12,这些结构都是由金属构成,而且其与硅衬底1是通过结构氧化绝缘层7、顶部衬底绝缘层8、底部衬底绝缘层9这些绝缘材料相互隔离开。As shown in Figure 2, the measurement structure of the present invention includes a silicon substrate 1, a bottom RDL (Redistribution Layer, rewiring layer) conductor 2, a TSV (Through Silicon Via, TSV) structure to be tested connected through the bottom RDL conductor 2, a bump 4 and test pin 6, the TSV structure to be tested is composed of two groups of TSV pillars to be tested symmetrically distributed on both sides, the TSV structure to be tested includes a signal TSV structure to be tested 3 and a ground TSV structure to be tested 12, these structures are It is made of metal, and it is isolated from the silicon substrate 1 by insulating materials such as a structural oxide insulating layer 7 , a top substrate insulating layer 8 , and a bottom substrate insulating layer 9 .

如图3、4所示,对于二端口及多端口互联结构,同一侧的信号待测TSV结构3和地待测TSV结构12中心连线的垂直平分线上布置有隔离TSV结构,隔离TSV结构用于隔离垂直的待测TSV结构与水平的底面RDL导体2之间的电磁耦合,隔离TSV结构主要由间隔布置的金属硅通孔柱构成,所有金属硅通孔柱两侧对称(左右两侧以两侧的两组待测硅通孔柱之间的中心线对称,即内侧隔离TSV结构5两侧的金属硅通孔柱对称或者外侧隔离TSV结构10两侧的金属硅通孔柱对称,关于待测TSV结构的内侧和外侧TSV无需对称);隔离TSV结构为内侧隔离TSV结构5或者内侧隔离TSV结构5与外侧隔离TSV结构10两者的结合,内侧隔离TSV结构5位于互联内侧,外侧隔离TSV结构10位于互联外侧。As shown in Figures 3 and 4, for two-port and multi-port interconnection structures, an isolated TSV structure is arranged on the vertical bisector of the central connection line of the signal TSV structure 3 to be tested and the ground TSV structure 12 to be tested on the same side, and the isolated TSV structure It is used to isolate the electromagnetic coupling between the vertical TSV structure to be tested and the horizontal bottom RDL conductor 2. The isolation TSV structure is mainly composed of metal through-silicon via columns arranged at intervals, and all metal through-silicon via columns are symmetrical on both sides (left and right sides The center line between the two groups of TSV pillars to be tested on both sides is symmetrical, that is, the metal TSV pillars on both sides of the inner isolation TSV structure 5 are symmetrical or the metal TSV pillars on both sides of the outer isolation TSV structure 10 are symmetrical, The inner and outer TSVs of the TSV structure to be tested need not be symmetrical); the isolation TSV structure is the combination of the inner isolation TSV structure 5 or the inner isolation TSV structure 5 and the outer isolation TSV structure 10, and the inner isolation TSV structure 5 is located inside the interconnection, and the outer Isolation TSV structures 10 are located outside the interconnects.

本发明方法是考虑到垂直的硅通孔与水平的互连线之间产生了较大的电磁耦合,导致去嵌入法测得的误差增大,而如果通过隔离削弱这部分耦合,则可以增大测量精度。The method of the present invention considers that a large electromagnetic coupling is generated between the vertical TSV and the horizontal interconnection line, which leads to an increase in the error measured by the de-embedding method, and if this part of the coupling is weakened by isolation, it can be increased. Great measurement accuracy.

隔离TSV结构对于垂直的“信号”TSV到水平的“地”RDL之间的耦合有明显的隔离效果,此外,由于隔离TSV到待测结构中心有一定距离,因此对于待测结构而言,仅相当于对衬底1的特性做了稍许改变,对于待测结构本身的电特性影响很小;与此同时,硅衬底1上顶面设有顶部衬底绝缘层8,硅衬底1下底面与底面RDL导体2之间设有底部衬底绝缘层9,隔离TSV结构贯通硅衬底1,并不进入硅衬底1上、下的顶部衬底绝缘层8和底部衬底绝缘层9中,因此对于水平RDL的电磁特性的影响也很小。The isolated TSV structure has an obvious isolation effect on the coupling between the vertical "signal" TSV and the horizontal "ground" RDL. In addition, because there is a certain distance between the isolated TSV and the center of the structure to be tested, for the structure to be tested, only It is equivalent to making a slight change to the characteristics of the substrate 1, which has little influence on the electrical characteristics of the structure to be tested; at the same time, the top surface of the silicon substrate 1 is provided with a top substrate insulating layer 8, and the lower surface of the silicon substrate 1 A bottom substrate insulating layer 9 is provided between the bottom surface and the bottom RDL conductor 2, and the isolation TSV structure penetrates the silicon substrate 1, and does not enter the top substrate insulating layer 8 and the bottom substrate insulating layer 9 above and below the silicon substrate 1. Therefore, the influence on the electromagnetic characteristics of the horizontal RDL is also very small.

本发明TSV结构的金属硅通孔柱并不要求均匀分布,实际上,越靠近待测“信号-地”或者“信号-地-信号”TSV的区域电磁耦合越强,在不影响待测TSV本身特性的前提下该区域隔离柱密度越大越好,而远离该区域则可以减小密度,当然关于密度的设计还需要综合考虑对待测TSV以及介质的影响。The metal through-silicon vias of the TSV structure of the present invention do not require uniform distribution. In fact, the closer the area of the "signal-ground" or "signal-ground-signal" TSV to be tested is, the stronger the electromagnetic coupling is, without affecting the TSV to be tested. Under the premise of its own characteristics, the higher the density of the isolation column in this area, the better, and the density can be reduced if it is far away from this area. Of course, the design of the density needs to comprehensively consider the influence of the TSV to be measured and the medium.

本发明信号待测TSV结构3和地待测TSV结构12中心连线中点与离待测TSV结构最近的金属硅通孔柱中心之间的距离以不影响待测TSV的电特性为宜,密度以不影响衬底1的电特性为宜,至少应大于待测TSV结构的单个待测硅通孔柱与隔离TSV结构的单个金属硅通孔柱的半径之和,优选的应接近于待测TSV结构的单个待测硅通孔柱与隔离TSV结构的单个金属硅通孔柱的半径之和的1.5倍。In the present invention, the distance between the midpoint of the connecting line between the center of the signal TSV structure 3 to be tested and the ground TSV structure 12 to be tested and the center of the TSV column closest to the TSV structure to be tested is preferably such that it does not affect the electrical characteristics of the TSV to be tested. The density should not affect the electrical properties of the substrate 1. It should be at least greater than the sum of the radii of the single TSV column to be tested and the single metal TSV column that isolates the TSV structure. Preferably, it should be close to the 1.5 times the sum of the radii of a single TSV pillar to be tested and a single metal TSV pillar isolating the TSV structure.

相邻的金属硅通孔柱边缘的间隙大于等于金属硅通孔柱的直径。在不影响待测结构3的电特性的前提下,隔离TSV结构的金属硅通孔柱直径可尽可能的大,间距可尽可能的小,而对于其是否均匀分布并无要求。The gap between the edges of the adjacent metal TSV pillars is greater than or equal to the diameter of the metal TSV pillars. Under the premise of not affecting the electrical characteristics of the structure 3 to be tested, the diameter of the TSV pillars isolating the TSV structure can be as large as possible, and the spacing can be as small as possible, but there is no requirement for whether they are evenly distributed.

如图3所示,隔离TSV可以仅布置在互联内部,不过如果条件允许,布置在互联的内、外两侧结合的隔离效果会更好一些,如图4所示。As shown in Figure 3, the isolation TSV can only be arranged inside the interconnection, but if conditions permit, the isolation effect of the combination of the inner and outer sides of the interconnection will be better, as shown in Figure 4.

如图6所示,金属硅通孔柱的柱面周围应设有氧化绝缘层7。As shown in FIG. 6 , an oxide insulating layer 7 should be provided around the cylinder surface of the TSV cylinder.

优选的金属硅通孔柱采用功函数与硅接近的金属,比如金、铂等,使内部金属和外围硅形成欧姆接触,金属硅通孔柱与硅衬底1之间形成欧姆接触层11。The preferred metal TSV column uses a metal whose work function is close to that of silicon, such as gold, platinum, etc., so that the inner metal forms an ohmic contact with the peripheral silicon, and an ohmic contact layer 11 is formed between the metal TSV column and the silicon substrate 1 .

优选的在金属硅通孔柱的周围对硅衬底1进行重掺杂,使内部金属和外围硅形成欧姆接触,金属硅通孔柱与硅衬底1之间形成欧姆接触层11。Preferably, the silicon substrate 1 is heavily doped around the metal TSV column, so that the inner metal and the peripheral silicon form an ohmic contact, and an ohmic contact layer 11 is formed between the metal TSV column and the silicon substrate 1 .

对于内侧隔离TSV结构5和外侧隔离TSV结构10,在尺寸上,在工艺兼容的条件下尽可能小;对于密度,以边到边距离接近直径为宜;在位置上,如图5和图7所示,可在待测垂直结构的两侧布置一定数量的内侧隔离TSV结构5和外侧隔离TSV结构10,也可以只如图5中一样只布置在连接线内侧,其位置为在对信号硅通孔的电特性影响可以忽略的前提下尽可能的靠近信号硅通孔,它们距离信号TSV的距离在不对信号TSV在关注频段内产生明显影响的前提下尽可能小。内侧隔离TSV结构5可以与硅衬底1采用如图8氧化绝缘层7的方式隔离开,也可以采用图9中欧姆接触层11的方式,将测量结构TSV与硅衬底1之间形成欧姆接触。For the inner isolation TSV structure 5 and the outer isolation TSV structure 10, in terms of size, it should be as small as possible under the condition of process compatibility; for density, it is better to make the edge-to-edge distance close to the diameter; in terms of position, as shown in Figure 5 and Figure 7 As shown, a certain number of inner isolation TSV structures 5 and outer isolation TSV structures 10 can be arranged on both sides of the vertical structure to be tested, or they can only be arranged inside the connection line as shown in FIG. The vias should be as close to the signal TSVs as possible under the premise that the influence of the electrical characteristics of the vias can be ignored, and the distance between them and the signal TSV should be as small as possible without significantly affecting the signal TSV in the frequency band of interest. The inner isolation TSV structure 5 can be isolated from the silicon substrate 1 by using the oxidation insulating layer 7 shown in FIG. 8 , or by using the ohmic contact layer 11 in FIG. touch.

本发明的具体实施测试过程如下:The concrete implementation test process of the present invention is as follows:

(a)硅衬底1上的待测TSV结构的电学特性无法方便地通过普通单面测试探针台直接测量,因此要采用TSV-RDL-TSV多段结构将测试引脚6放置于硅衬底1的一侧间接测量。(a) The electrical characteristics of the TSV structure to be tested on the silicon substrate 1 cannot be directly measured by an ordinary single-sided test probe station, so a TSV-RDL-TSV multi-segment structure is used to place the test pin 6 on the silicon substrate 1 side indirect measurement.

(b)如图1所示,传统去嵌入法测量中,没有结构5和10的屏蔽作用,导致垂直结构和水平结构之间产生耦合噪声,这样在垂直—水平—垂直的级联结构中会引入交叉耦合噪声,这种寄生参数,会使去嵌入方法产生较大计算误差。(b) As shown in Figure 1, in the measurement of the traditional de-embedding method, there is no shielding effect of structures 5 and 10, resulting in coupling noise between the vertical structure and the horizontal structure, so that in the vertical-horizontal-vertical cascaded structure The introduction of cross-coupling noise, this parasitic parameter, will cause large calculation errors in the de-embedding method.

(c)如图2所示隔离TSV起到阻断交叉耦合噪声的作用。该种结构由于是金属材质,且贯通硅衬底,将立体耦合噪声的交叉部分隔离开,很大程度的阻断噪声传播途径。同时隔离TSV在物理上是与传输级联结构相互绝缘的,因此对待测结构的电特性影响较小。当采用图9形式的测量结构时,屏蔽效果改善程度更佳,改善频段也更大。(c) Isolating TSVs as shown in Figure 2 serves to block cross-coupling noise. Since this structure is made of metal and penetrates through the silicon substrate, it isolates the intersecting part of the three-dimensional coupling noise and blocks the noise propagation path to a large extent. At the same time, the isolated TSV is physically insulated from the transmission cascade structure, so the electrical characteristics of the structure to be tested are less affected. When the measurement structure in the form of Fig. 9 is adopted, the shielding effect is better improved, and the improved frequency band is also larger.

(d)在不引入隔离TSV的情况下,采用间接测量的信号—地—信号或多端口结构的测量结果与直接计算结果相差较大。而引入了隔离TSV之后,测量结果与直接计算结果相对误差大大降低。(d) In the case of not introducing an isolated TSV, the measurement results of the signal-ground-signal or multi-port structure using indirect measurement are quite different from the direct calculation results. After the introduction of the isolated TSV, the relative error between the measurement result and the direct calculation result is greatly reduced.

本发明以图1、2所示四端口互联结构的全波仿真结果为例加以说明,这里选择的隔离TSV使用了铜,因此需要添加绝缘层。The present invention is illustrated by taking the full-wave simulation results of the four-port interconnection structure shown in FIGS. 1 and 2 as an example. The isolated TSV selected here uses copper, so an insulating layer needs to be added.

本发明实施例中采用图4的四端口结构,所有硅通孔柱结构3、5、10、12,都有0.5微米厚二氧化硅氧化层7,直径40微米,高100微米;硅衬底结构1厚度为100微米,采用电导率为10西门子每米的参杂硅材料,硅衬底的上下绝缘二氧化硅氧化层厚度为0.5微米厚;上部扎探针的测试引脚6为2微米厚的金属铜,宽度50微米,底面RDL导体2厚度也为2微米,宽度是50微米;凸起4直径为35微米,厚度与二氧化硅绝缘层一样是0.5微米;信号待测TSV3与地待测TSV12中心间距为100微米;信号待测TSV结构3和地待测TSV结构12中心连线中点与离待测TSV结构最近的金属硅通孔柱5或10中心之间的距离为60微米;相邻的内侧隔离金属硅通孔柱5中心间距为80微米,相邻的外侧隔离金属硅通孔柱10中心间距为80微米。In the embodiment of the present invention, the four-port structure shown in FIG. 4 is adopted, and all TSV column structures 3, 5, 10, and 12 have a silicon dioxide oxide layer 7 with a thickness of 0.5 microns, a diameter of 40 microns, and a height of 100 microns; a silicon substrate The thickness of structure 1 is 100 microns, and the doped silicon material with the conductivity of 10 Siemens per meter is used. The thickness of the upper and lower insulating silicon dioxide oxide layers of the silicon substrate is 0.5 microns; the test pin 6 of the upper probe is 2 microns. Thick metal copper with a width of 50 microns, the thickness of the RDL conductor 2 on the bottom surface is also 2 microns, and the width is 50 microns; the diameter of the protrusion 4 is 35 microns, and the thickness is 0.5 microns the same as the silicon dioxide insulating layer; the signal to be tested TSV3 and the ground The distance between the centers of the TSVs 12 to be tested is 100 microns; the distance between the midpoint of the line connecting the centers of the signal TSV structures 3 to be tested and the ground TSV structures 12 to be tested and the center of the TSV pillar 5 or 10 closest to the TSV structure to be tested is 60 μm. micron; the center-to-center spacing of adjacent inner isolation TSV pillars 5 is 80 microns, and the center-to-center spacing of adjacent outer isolation metal TSV columns 10 is 80 microns.

本发明实施例中采用图4的四端口结构得到的近端耦合特性与传统方法得到的近端耦合特性和理想近端耦合特性的对比结果如图10所示,远端耦合特性与传统方法得到的远端耦合特性和理想远端耦合特性的对比结果如图11所示,以针对待测“信号-地-信号”结构的仿真结果为基准,对于传统结构,由于存在较大的垂直—水平—垂直耦合噪声,其传输特性以及远端耦合特性传统的测量结果较差,去嵌入算法的精度较低,而加入隔离TSV后,在对待测TSV结构以及水平的RDL结构本身的电特性影响较小的前提下,削弱他们之间的耦合,从而较大的改善了传输特性以及远端耦合特性的计算精度。由于隔离TSV引入了额外的绝缘层,因此需要在较高频段,比如本例关注的10~30GHz频段,才能较好的体现该结构的隔离效果。In the embodiment of the present invention, the comparison results of the near-end coupling characteristics obtained by using the four-port structure in Figure 4 and the near-end coupling characteristics obtained by the traditional method and the ideal near-end coupling characteristics are shown in Figure 10, and the far-end coupling characteristics obtained by the traditional method The comparison results of the far-end coupling characteristics and the ideal far-end coupling characteristics are shown in Figure 11. Based on the simulation results of the "signal-ground-signal" structure to be tested, for the traditional structure, due to the large vertical-horizontal —Vertical coupling noise, the traditional measurement results of its transmission characteristics and far-end coupling characteristics are poor, and the accuracy of the de-embedding algorithm is low. After adding isolated TSVs, it has a greater impact on the electrical characteristics of the TSV structure to be tested and the horizontal RDL structure itself Under the premise of small, the coupling between them is weakened, thereby greatly improving the calculation accuracy of transmission characteristics and remote coupling characteristics. Since the isolation TSV introduces an additional insulating layer, it needs to be in a higher frequency band, such as the 10-30 GHz frequency band concerned in this example, to better reflect the isolation effect of the structure.

由此可见,采用本发明测量结构,隔离TSV结构的引入对于待测TSV结构以及水平RDL结构本身的特性影响较小,但较大的削弱了二者的耦合,因此大大提高了去嵌入方法的精度,具有突出显著的技术效果。It can be seen that, adopting the measurement structure of the present invention, the introduction of the isolated TSV structure has little influence on the characteristics of the TSV structure to be measured and the horizontal RDL structure itself, but greatly weakens the coupling of the two, thus greatly improving the performance of the de-embedding method. Precision, with prominent and significant technical effects.

Claims (8)

1. a kind of measurement structure that silicon hole electrical characteristics are measured based on De- embedding method, including silicon substrate(1), bottom surface RDL conductors (2), by bottom surface RDL conductors(2)TSV structure to be measured, the projection of connection(4)And test pin(6), TSV structure to be measured is by right Two groups of silicon hole posts to be measured that title is distributed in both sides are constituted, and TSV structure to be measured includes signal TSV structure to be measured(3)It is to be measured with ground TSV structure(12), it is characterised in that:
For Two-port netwerk and multiport interconnection architecture, the signal TSV structure to be measured of the same side(3)With ground TSV structure to be measured(12) Isolation TSV structure is disposed with the perpendicular bisector of the line of centres, isolation TSV structure is used to isolate vertical TSV structure to be measured With the bottom surface RDL conductors of level(2)Between electromagnetic coupled, isolation TSV structure is main by spaced apart metal silicon hole post Constitute, all metal silicon hole post both sides are symmetrical;Isolation TSV structure is that inner side isolates TSV structure(5)Or inner side isolation TSV Structure(5)Isolate TSV structure with outside(10)Both combinations, inner side isolation TSV structure(5)Positioned at interconnection inner side, lateral septal From TSV structure(10)Positioned at interconnection outside.
2. a kind of measurement structure that silicon hole electrical characteristics are measured based on De- embedding method according to claim 1, its feature exists In:Described silicon substrate(1)Upper top surface is provided with top substrate insulating barrier(8), silicon substrate(1)Bottom surface and bottom surface RDL conductors(2) Between be provided with base substrate insulating barrier(9), isolate the metal silicon hole post insertion silicon substrate of TSV structure(1), do not enter silicon substrate (1)Upper and lower top substrate insulating barrier(8)With base substrate insulating barrier(9)In.
3. it is according to claim 1 and 2 it is a kind of based on De- embedding method measure silicon hole electrical characteristics measurement structure, its feature It is:Described signal TSV structure to be measured(3)With ground TSV structure to be measured(12)Line of centres midpoint with from TSV structure to be measured most The distance between near metal silicon hole post center more than TSV structure to be measured silicon hole post single to be measured with isolate TSV structure Single metal silicon hole post radius sum.
4. it is according to claim 1 and 2 it is a kind of based on De- embedding method measure silicon hole electrical characteristics measurement structure, its feature It is:Diameter of the gap more than or equal to metal silicon hole post between the adjacent metal silicon hole post.
5. it is according to claim 1 and 2 it is a kind of based on De- embedding method measure silicon hole electrical characteristics measurement structure, its feature It is:The metal silicon hole post and silicon substrate of described isolation TSV structure(1)Between be provided with oxidation insulating layer(7).
6. it is according to claim 1 and 2 it is a kind of based on De- embedding method measure silicon hole electrical characteristics measurement structure, its feature It is:The metal silicon hole post of described isolation TSV structure isolates TSV structure and silicon using work function and the close metal of silicon Substrate(1)Between form ohmic contact layer(11).
7. a kind of measurement structure that silicon hole electrical characteristics are measured based on De- embedding method according to claim 6, its feature exists In:Described work function is gold or platinum, metal silicon hole post and silicon substrate with the close metal of silicon(1)Between formed ohm connect Contact layer(11).
8. it is according to claim 1 and 2 it is a kind of based on De- embedding method measure silicon hole electrical characteristics measurement structure, its feature It is:To silicon substrate around the isolation TSV structure(1)Carry out heavy doping, metal silicon hole post and silicon substrate(1)Between Form ohmic contact layer(11).
CN201510157881.2A 2015-04-03 2015-04-03 The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method Expired - Fee Related CN104793120B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510157881.2A CN104793120B (en) 2015-04-03 2015-04-03 The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510157881.2A CN104793120B (en) 2015-04-03 2015-04-03 The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method

Publications (2)

Publication Number Publication Date
CN104793120A CN104793120A (en) 2015-07-22
CN104793120B true CN104793120B (en) 2017-06-30

Family

ID=53558090

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510157881.2A Expired - Fee Related CN104793120B (en) 2015-04-03 2015-04-03 The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method

Country Status (1)

Country Link
CN (1) CN104793120B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112490610B (en) * 2020-11-27 2021-09-28 浙江集迈科微电子有限公司 Three-dimensional multi-channel power divider for silicon-based radio frequency transceiving micro system and preparation method thereof
CN115116876A (en) * 2022-06-27 2022-09-27 上海联影微电子科技有限公司 TSV test structure and test method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7427803B2 (en) * 2006-09-22 2008-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Electromagnetic shielding using through-silicon vias
CN101447479A (en) * 2007-11-26 2009-06-03 台湾积体电路制造股份有限公司 Structure for preventing crosstalk between through silicon via and integrated circuit
CN103187399A (en) * 2011-12-31 2013-07-03 中芯国际集成电路制造(上海)有限公司 Through-silicon via (TSV) testing structure and TSV testing method
CN103839921A (en) * 2012-11-26 2014-06-04 上海华虹宏力半导体制造有限公司 Through si via radio frequency test structure and parasitic extracting method thereof
CN204556783U (en) * 2015-04-03 2015-08-12 浙江大学 A kind of measurement structure measuring silicon through hole electrical characteristics based on De-embedding method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8227889B2 (en) * 2008-12-08 2012-07-24 United Microelectronics Corp. Semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7427803B2 (en) * 2006-09-22 2008-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Electromagnetic shielding using through-silicon vias
CN101447479A (en) * 2007-11-26 2009-06-03 台湾积体电路制造股份有限公司 Structure for preventing crosstalk between through silicon via and integrated circuit
CN103187399A (en) * 2011-12-31 2013-07-03 中芯国际集成电路制造(上海)有限公司 Through-silicon via (TSV) testing structure and TSV testing method
CN103839921A (en) * 2012-11-26 2014-06-04 上海华虹宏力半导体制造有限公司 Through si via radio frequency test structure and parasitic extracting method thereof
CN204556783U (en) * 2015-04-03 2015-08-12 浙江大学 A kind of measurement structure measuring silicon through hole electrical characteristics based on De-embedding method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
A Rigorous Model for Through-Silicon Vias With Ohmic Contact in Silicon Interposer;De-Cao Yang等;《IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS》;20130831;第23卷(第8期);第385-387页 *
TSV RF de-embedding method and modeling for 3DIC;Hsiao-Tsung Yen等;《advanced semiconductor manufacturing conference(ASMC)》;20120517;第394-397页 *

Also Published As

Publication number Publication date
CN104793120A (en) 2015-07-22

Similar Documents

Publication Publication Date Title
US9121891B2 (en) Apparatus and methods for de-embedding through substrate vias
CN104779238A (en) Detection structure and detection method for detecting the quality of wafer bonding
US20070210306A1 (en) Test pattern for measuring contact short at first metal level
CN203631539U (en) Through silicon via testing structure
US7998853B1 (en) Semiconductor device with through substrate vias
CN104793120B (en) The measurement structure of silicon hole electrical characteristics is measured based on De- embedding method
Yen et al. TSV RF de-embedding method and modeling for 3DIC
CN204556783U (en) A kind of measurement structure measuring silicon through hole electrical characteristics based on De-embedding method
CN103594453B (en) Integrated circuit medium punctures test structure and the method for testing thereof of fail-safe analysis
CN109001614A (en) A kind of 3D integrated circuit through silicon via fault detection system and detection method
WO2023019655A1 (en) Semiconductor structure and fabrication method therefor
Chang et al. A de-embedding method for extracting S-parameters of vertical interconnect in advanced packaging
Oh et al. Electrical characterization of shielded TSVs with airgap isolation for RF/mmWave applications
Jung et al. Frequency and time domain measurement of through-silicon via (TSV) failure
Zhang et al. Impact of on-chip interconnect on the performance of 3-D integrated circuits with through-silicon vias: Part II
CN106981476B (en) Semiconductor devices and forming method thereof
Jung et al. Modeling and analysis of high-speed through silicon via (TSV) channel and defects
Lorival et al. An efficient and simple compact modeling approach for 3-D interconnects with IC׳ s stack global electrical context consideration
Roullard et al. Electrical characterization and impact on signal integrity of new basic interconnection elements inside 3D integrated circuits
Jiaqi et al. RF Performance Study of Through-Mold-Via (TMV) using L-2L De-Embedding Method
Ren et al. Design, analysis and test of high-frequency interconnections in 2.5 D package with silicon interposer
Ran et al. Research on a new test method for through silicon via channel
TWI754537B (en) Space transformer, probe card, and manufacturing methods thereof
CN114878921A (en) An Analysis Method of Total Dose Effect on the Properties of TSV Structural Materials
Wang et al. High bandwidth application with wide I/O memory on 2.5 D-IC silicon interposer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20170630

CF01 Termination of patent right due to non-payment of annual fee