CN104702279A - Frequency synthesizer of phase-locked loop - Google Patents
Frequency synthesizer of phase-locked loop Download PDFInfo
- Publication number
- CN104702279A CN104702279A CN201510116349.6A CN201510116349A CN104702279A CN 104702279 A CN104702279 A CN 104702279A CN 201510116349 A CN201510116349 A CN 201510116349A CN 104702279 A CN104702279 A CN 104702279A
- Authority
- CN
- China
- Prior art keywords
- frequency
- phase
- voltage
- locked loop
- controlled oscillator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 abstract description 11
- 230000010354 integration Effects 0.000 abstract description 3
- 230000015572 biosynthetic process Effects 0.000 description 13
- 238000003786 synthesis reaction Methods 0.000 description 13
- 238000005516 engineering process Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000001308 synthesis method Methods 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
本发明公开了一种锁相环频率合成器,属于无线电技术领域。该锁相环频率合成器包括由依次首尾相连的鉴频鉴相器、环路滤波器、压控振荡部件、分频器所构成的锁相环;所述压控振荡部件包括一组中心频率互不相同但具有相同压控增益的压控振荡器,且中心频率相邻的压控振荡器的调谐范围互有交叠;各压控振荡器的输入端通过一个切换开关与环路滤波器连接,所述切换开关用于选择压控振荡部件中的某一个压控振荡器与环路滤波器连通;各压控振荡器的输出端均与所述分频器的输入端连接。相比现有技术,本发明在宽调谐范围内均具有很好相位噪声特性,且结构简单,便于小型化、集成化。
The invention discloses a phase-locked loop frequency synthesizer, which belongs to the technical field of radio. The phase-locked loop frequency synthesizer includes a phase-locked loop composed of frequency and phase detectors, loop filters, voltage-controlled oscillation components, and frequency dividers connected end to end in sequence; the voltage-controlled oscillation components include a set of center frequency VCOs that are different from each other but have the same VCO gain, and the tuning ranges of VCOs with adjacent center frequencies overlap each other; the input terminals of each VCO are connected to the loop filter through a switch The switch is used to select one of the voltage-controlled oscillators in the voltage-controlled oscillation components to communicate with the loop filter; the output terminals of each voltage-controlled oscillator are connected to the input terminals of the frequency divider. Compared with the prior art, the invention has good phase noise characteristics in a wide tuning range, has a simple structure, and is convenient for miniaturization and integration.
Description
技术领域technical field
本发明涉及一种频率合成器,尤其涉及一种锁相环频率合成器,属于无线电技术领域。The invention relates to a frequency synthesizer, in particular to a phase-locked loop frequency synthesizer, and belongs to the field of radio technology.
背景技术Background technique
在近现代电子产品中,频率合成技术作为一项关键技术,已在各个领域得到大量应用。频率合成器是利用一个或多个标准信号,通过各种技术途径产生大量离散频率信号的设备。In modern electronic products, frequency synthesis technology, as a key technology, has been widely used in various fields. A frequency synthesizer is a device that uses one or more standard signals to generate a large number of discrete frequency signals through various technical approaches.
频率合成器的实现方法有3种:直接模拟频率合成、间接频率合成和直接数字频率合成。There are three implementation methods of frequency synthesizer: direct analog frequency synthesis, indirect frequency synthesis and direct digital frequency synthesis.
直接模拟频率合成技术。利用一个或多个不同的晶体振荡器作为基准信号源,经过倍频、分频、混频等途径直接产生许多离散频率的输出信号,称为直接式频率合成。这种方法获得的信号具有频率的长期和短期稳定度高、频率变换速度快等特点,但调试难度大,杂散抑制难。Direct analog frequency synthesis techniques. Using one or more different crystal oscillators as a reference signal source to directly generate output signals of many discrete frequencies through frequency multiplication, frequency division, and frequency mixing is called direct frequency synthesis. The signal obtained by this method has the characteristics of high long-term and short-term frequency stability and fast frequency conversion, but it is difficult to debug and spurious suppression.
锁相频率合成技术。在20世纪50年代出现了锁相式频率合成器,也称为间接式合成器。它利用一个或者几个参考频率源,通过谐波发生器混频和分频等产生大量的谐波或组合频率,然后用锁相环(Phase-Locked Loop,PLL),把压控振荡器的频率锁定在某一谐波或组合频率上。由压控振荡器间接产生所需频率输出。这种方法优点是由于锁相环路相当于一个窄带跟踪滤波器,因此能很好地选择所需频率的信号,抑止杂散分量,避免了大量使用滤波器,有利于集成化和小型化。Phase-locked frequency synthesis technology. Phase-locked frequency synthesizers, also known as indirect synthesizers, appeared in the 1950s. It uses one or several reference frequency sources to generate a large number of harmonics or combined frequencies through harmonic generator mixing and frequency division, and then uses a phase-locked loop (Phase-Locked Loop, PLL) to convert the voltage-controlled oscillator Frequency locked to a certain harmonic or combination of frequencies. The desired frequency output is indirectly generated by a voltage controlled oscillator. The advantage of this method is that since the phase-locked loop is equivalent to a narrow-band tracking filter, it can well select the signal of the required frequency, suppress spurious components, avoid a large number of filters, and is conducive to integration and miniaturization.
直接数字频率合成技术。20世纪70年代以来,随着数字集成电路和微电子技术的发展,出现了一种新的合成方法——直接数字式频率合成(DDS)技术。它从相位的概念出发进行频率合成,采用了数字采样存储技术,具有精确的相位、频率分辨力,快速的转换时间等冲突优点。Direct digital frequency synthesis technology. Since the 1970s, with the development of digital integrated circuits and microelectronics technology, a new synthesis method - direct digital frequency synthesis (DDS) technology has emerged. It conducts frequency synthesis from the concept of phase, adopts digital sampling storage technology, and has conflicting advantages such as precise phase and frequency resolution, and fast conversion time.
其中锁相环频率合成技术,尤其是与DDS技术相结合的DDS-PLL组合式频率合成器目前被广泛采用。锁相环频率合成器的核心是锁相环,其基本结构如图1所示,由鉴频鉴相器(Phase Frequency Detector,PFD)、环路滤波器(LoopFilter,LF)、压控振荡器(Voltage Controlled Oscillator,VCO)、分频器等构成。频率调谐范围是VCO的主要指标之一,与谐振器及电路的拓扑结构有关。通常,调谐范围越大,谐振器的Q值就越小,谐振器的Q值与振荡器的相位噪声也有关系,Q值越小,相位噪声性能越差。所以在宽调谐范围的锁相环频率合成应用中,要在带宽调谐范围和相位噪声之间取一个折中点,同时兼顾到二者的指标。现有技术使用一个压控振荡器来覆盖所有的频率范围,难以在整个带宽调谐范围内都实现较好的相位噪声特性。Among them, the phase-locked loop frequency synthesis technology, especially the DDS-PLL combined frequency synthesizer combined with DDS technology is widely used at present. The core of the phase-locked loop frequency synthesizer is the phase-locked loop, and its basic structure is shown in Figure 1. (Voltage Controlled Oscillator, VCO), frequency divider and other components. The frequency tuning range is one of the main indicators of the VCO, which is related to the topological structure of the resonator and the circuit. Generally, the larger the tuning range, the smaller the Q value of the resonator. The Q value of the resonator is also related to the phase noise of the oscillator. The smaller the Q value, the worse the phase noise performance. Therefore, in the wide tuning range PLL frequency synthesis application, a compromise point should be taken between the bandwidth tuning range and the phase noise, and the indicators of the two should be taken into account. In the prior art, a voltage-controlled oscillator is used to cover all frequency ranges, and it is difficult to achieve good phase noise characteristics in the entire bandwidth tuning range.
发明内容Contents of the invention
本发明所要解决的技术问题在于克服现有技术的不足,提供一种在宽调谐范围内均具有很好相位噪声特性的锁相环频率合成器。The technical problem to be solved by the present invention is to overcome the deficiencies of the prior art and provide a phase-locked loop frequency synthesizer with good phase noise characteristics in a wide tuning range.
一种锁相环频率合成器,包括由依次首尾相连的鉴频鉴相器、环路滤波器、压控振荡部件、分频器所构成的锁相环;所述压控振荡部件包括一组中心频率互不相同但具有相同压控增益的压控振荡器,且中心频率相邻的压控振荡器的调谐范围互有交叠;各压控振荡器的输入端通过一个切换开关与环路滤波器连接,所述切换开关用于选择压控振荡部件中的某一个压控振荡器与环路滤波器连通;各压控振荡器的输出端均与所述分频器的输入端连接。A phase-locked loop frequency synthesizer, comprising a phase-locked loop composed of a frequency discriminator, a loop filter, a voltage-controlled oscillation component, and a frequency divider connected end to end in sequence; the voltage-controlled oscillation component includes a set of Voltage-controlled oscillators with different center frequencies but the same voltage-controlled gain, and the tuning ranges of voltage-controlled oscillators with adjacent center frequencies overlap each other; the input terminals of each voltage-controlled oscillator are connected to the loop through a switch The filter is connected, and the switch is used to select a certain voltage-controlled oscillator in the voltage-controlled oscillation component to communicate with the loop filter; the output ends of each voltage-controlled oscillator are connected to the input end of the frequency divider.
优选地,所述压控振荡器为LC压控振荡器。Preferably, the voltage-controlled oscillator is an LC voltage-controlled oscillator.
优选地,还包括分别与所述切换开关及分频器连接的控制单元。Preferably, it also includes a control unit connected to the switching switch and the frequency divider respectively.
优选地,所述分频器为Σ-Δ调制器。Preferably, the frequency divider is a sigma-delta modulator.
相比现有技术,本发明具有以下有益效果:Compared with the prior art, the present invention has the following beneficial effects:
本发明利用多个可切换的具有不同中心频率的压控振荡器构成压控振荡部件,可根据工作频段切换至最佳的压控振荡器,从而在获得极宽的调谐范围的同时,保证了在整个调谐范围内均可获得较佳的相位噪声特性;The present invention utilizes a plurality of switchable voltage-controlled oscillators with different center frequencies to form a voltage-controlled oscillation component, which can be switched to the best voltage-controlled oscillator according to the working frequency band, thereby ensuring a very wide tuning range while ensuring Excellent phase noise characteristics can be obtained in the whole tuning range;
本发明结构简单,避免了使用多个锁相环频率合成芯片来合成对应频率造成的成本升高以及PCB布板难度的升高等问题,有利于设备的小型化、集成化。The invention has a simple structure, avoids problems such as cost increase caused by using a plurality of phase-locked loop frequency synthesis chips to synthesize corresponding frequencies and difficulty of PCB layout, and is beneficial to miniaturization and integration of equipment.
附图说明Description of drawings
图1为现有锁相环频率合成器的基本结构示意图;Fig. 1 is the basic structure schematic diagram of existing PLL frequency synthesizer;
图2为本发明锁相环频率合成器的基本结构示意图。FIG. 2 is a schematic diagram of the basic structure of the phase-locked loop frequency synthesizer of the present invention.
具体实施方式Detailed ways
下面结合附图对本发明的技术方案进行详细说明:The technical scheme of the present invention is described in detail below in conjunction with accompanying drawing:
本发明针对现有技术采用单一压控振荡器所带来的无法在宽调谐范围内获得较佳相位噪声特性的问题,利用一组并联的具有不同中心频率的压控振荡器取代现有技术所采用的单一的压控振荡器,根据频率合成器的工作频率从中选取最佳的压控振荡器接入锁相环路,从而获得更好的相位噪声特性;当工作频率发生变化,则可相应地切换所接入的压控振荡器。这样,整个频率合成器可在获得极宽的调谐范围的同时,在整个调谐范围内均可获得较佳的相位噪声特性。The present invention aims at the problem that a single voltage-controlled oscillator in the prior art cannot obtain better phase noise characteristics in a wide tuning range, and uses a group of parallel-connected voltage-controlled oscillators with different center frequencies to replace the existing technology. A single voltage-controlled oscillator is used, and the best voltage-controlled oscillator is selected according to the operating frequency of the frequency synthesizer to be connected to the phase-locked loop, so as to obtain better phase noise characteristics; when the operating frequency changes, the corresponding ground to switch the connected voltage controlled oscillator. In this way, the entire frequency synthesizer can obtain better phase noise characteristics in the entire tuning range while obtaining an extremely wide tuning range.
本发明锁相环频率合成器一个优选方案如图1所示,其锁相环部分包括鉴频鉴相器、环路滤波器、压控振荡部件、分频器,其中压控振荡部件包括多个中心频率互不相同的压控振荡器,且中心频率相邻的压控振荡器的调谐范围互有交叠;各压控振荡器通过一个切换开关与环路滤波器连接,该切换开关用于选择压控振荡部件中的某一个压控振荡器与环路滤波器连通。由于多个压控振荡器要共用环路中的鉴频鉴相器、环路滤波器,因此压控振荡部件中的各压控振荡器应具有相同的压控增益Kv值,这样,各压控振荡器均可与锁相环中的其他部件协同工作。本实施例中的分频器为小数分频器,采用Σ-Δ调制器实现。为了实现自动控制,如图2所示,本实施例中的锁相环频率合成器还包括微控制器所构成的控制单元,其分别与切换开关及分频器连接。控制单元可根据实际工作频率按照预设的对应关系从压控振荡选择相应的压控振荡器接入环路。A preferred solution of the phase-locked loop frequency synthesizer of the present invention is shown in Figure 1, and its phase-locked loop part includes a frequency and phase detector, a loop filter, a voltage-controlled oscillation component, and a frequency divider, wherein the voltage-controlled oscillation component includes multiple VCOs with different center frequencies, and the tuning ranges of VCOs with adjacent center frequencies overlap each other; each VCO is connected to the loop filter through a switch, and the switch is used for Selecting a certain voltage-controlled oscillator in the voltage-controlled oscillation unit to communicate with the loop filter. Since a plurality of voltage-controlled oscillators will share the frequency and phase detector and the loop filter in the loop, each voltage-controlled oscillator in the voltage-controlled oscillation part should have the same voltage-controlled gain Kv value, like this, each voltage-controlled oscillator Both controlled oscillators work in conjunction with other components in the phase-locked loop. The frequency divider in this embodiment is a fractional frequency divider, which is realized by a Σ-Δ modulator. In order to realize automatic control, as shown in FIG. 2 , the phase-locked loop frequency synthesizer in this embodiment also includes a control unit composed of a microcontroller, which is respectively connected with a switch and a frequency divider. The control unit can select a corresponding voltage-controlled oscillator from the voltage-controlled oscillator to connect to the loop according to the preset corresponding relationship according to the actual working frequency.
现有压控振荡器从电路结构来分,主要有两类:环路振荡器和LC振荡器。环路振荡器具有大的调谐范围,可做的体积比较小,容易做成集成电路,但是其相位噪声性能不如LC振荡器。LC振荡器在采用比值Cmax/Cmin大的MOS变容管后,其调谐范围可以变得比较大,能够供宽频率范围使用;与此同时其Q值也比较高,其相位噪声也较好。因此,本发明优选采用LC振荡器。Existing voltage-controlled oscillators can be divided into two types based on their circuit structure: loop oscillators and LC oscillators. The ring oscillator has a large tuning range, and the available volume is relatively small, and it is easy to make an integrated circuit, but its phase noise performance is not as good as that of the LC oscillator. After the LC oscillator adopts a MOS varactor with a large ratio Cmax/Cmin, its tuning range can become relatively large and can be used in a wide frequency range; at the same time, its Q value is also relatively high, and its phase noise is also good. Therefore, the present invention preferably uses an LC oscillator.
为了便于公众更清楚了解本发明技术方案,下面通过一个应用实例来说明本发明这种多VCO设计的优越性。本实例中设计的宽调谐范围为1800MHz到3600MHz,频率合成器选用的是HMC703LP4E。为了提高其性能把频率范围分为四段,分别选择4个压控振荡器,分别让它们工作在:In order to facilitate the public to understand the technical solution of the present invention more clearly, an application example is used below to illustrate the superiority of the multi-VCO design of the present invention. The wide tuning range designed in this example is 1800MHz to 3600MHz, and the frequency synthesizer is HMC703LP4E. In order to improve its performance, the frequency range is divided into four sections, and four voltage-controlled oscillators are selected respectively, and they are respectively operated in:
(1)1800MHz到2050MHz;VCO选用DCRO170230-10(1) 1800MHz to 2050MHz; VCO uses DCRO170230-10
(2)2040MHz到2500MHz;VCO选用ROS-2490C+(2) 2040MHz to 2500MHz; VCO uses ROS-2490C+
(3)2450MHz到2980MHz;VCO选用ROS-2960-119+(3) 2450MHz to 2980MHz; VCO uses ROS-2960-119+
(4)2962MHz到3388MHz,VCO选用ROS-3600-619+(4) From 2962MHz to 3388MHz, the VCO uses ROS-3600-619+
压控振荡器的选取和使用它们各自的频段是要考虑整个锁相环的工作情况的,需要哪个频段就通过控制单元切换到对应的VCO,使得压控振荡器与鉴相器协同工作,这就需要每个压控振荡器都能适合所在的锁相环,这主要体现在它们的控制灵敏度上,在选取器件上时,要尽量选择Kv接近的压控振荡器,并且需要它们工作的频段对应的电压也要尽可能的相同,大概在0到16v之间。The selection of voltage-controlled oscillators and the use of their respective frequency bands must consider the working conditions of the entire phase-locked loop. Which frequency band is needed is switched to the corresponding VCO through the control unit, so that the voltage-controlled oscillator and the phase detector work together. It is necessary for each voltage-controlled oscillator to be suitable for the phase-locked loop where it is located, which is mainly reflected in their control sensitivity. When selecting devices, try to choose a voltage-controlled oscillator with Kv close to it, and the frequency band in which they need to work The corresponding voltage should be as same as possible, probably between 0 and 16v.
将采用上述方案的相位噪声情况与单独采用DCYS160360-5(1800MHz到3600MHz的振荡芯片)作对比,可以看到,单独采用DCYS160360-5时,对于不同中心频率频偏在1000Hz的相位噪声大概为-60dBc/Hz。而采用本发明方案,同样1000Hz的偏移频率的相位噪声大致均为-80dBc/Hz。由此可看出,使用多VCO的结构可在宽频范围内有效提高相位噪声的性能。Comparing the phase noise of the above scheme with that of DCYS160360-5 (oscillating chip from 1800MHz to 3600MHz) alone, it can be seen that when DCYS160360-5 is used alone, the phase noise for different center frequencies at 1000Hz is about -60dBc /Hz. However, with the solution of the present invention, the phase noise of the same offset frequency of 1000 Hz is approximately -80 dBc/Hz. It can be seen that the structure of using multiple VCOs can effectively improve the performance of phase noise in a wide frequency range.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510116349.6A CN104702279A (en) | 2015-03-17 | 2015-03-17 | Frequency synthesizer of phase-locked loop |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510116349.6A CN104702279A (en) | 2015-03-17 | 2015-03-17 | Frequency synthesizer of phase-locked loop |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104702279A true CN104702279A (en) | 2015-06-10 |
Family
ID=53349094
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510116349.6A Pending CN104702279A (en) | 2015-03-17 | 2015-03-17 | Frequency synthesizer of phase-locked loop |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104702279A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106788407A (en) * | 2016-12-05 | 2017-05-31 | 清华大学 | A kind of phaselocked loop for supporting multi-protocols |
WO2020132976A1 (en) * | 2018-12-26 | 2020-07-02 | 鹤壁天海电子信息系统有限公司 | Frequency source and communication device |
CN114400974A (en) * | 2021-12-30 | 2022-04-26 | 北京冠群信息技术股份有限公司 | Sawtooth frequency modulation continuous wave signal generating device |
CN115208387A (en) * | 2022-06-01 | 2022-10-18 | 中星联华科技(北京)有限公司 | Phase-locked loop, clock recovery method and device and clock recovery instrument |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1195432A (en) * | 1995-09-05 | 1998-10-07 | 摩托罗拉公司 | Method and apparatus for controlling voltage controlled oscillator tuning range in frequency synthesizer |
US20070120616A1 (en) * | 2005-11-29 | 2007-05-31 | Gonzalez Armando J | Multi-band frequency generation method and apparatus |
CN101258681A (en) * | 2004-01-21 | 2008-09-03 | 艾利森电话股份有限公司 | Frequency generator with multiple voltage-controlled oscillators |
CN101854171A (en) * | 2010-05-21 | 2010-10-06 | 中兴通讯股份有限公司 | Multi-frequency point simulating phase-locked loop circuit |
-
2015
- 2015-03-17 CN CN201510116349.6A patent/CN104702279A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1195432A (en) * | 1995-09-05 | 1998-10-07 | 摩托罗拉公司 | Method and apparatus for controlling voltage controlled oscillator tuning range in frequency synthesizer |
CN101258681A (en) * | 2004-01-21 | 2008-09-03 | 艾利森电话股份有限公司 | Frequency generator with multiple voltage-controlled oscillators |
US20070120616A1 (en) * | 2005-11-29 | 2007-05-31 | Gonzalez Armando J | Multi-band frequency generation method and apparatus |
CN101854171A (en) * | 2010-05-21 | 2010-10-06 | 中兴通讯股份有限公司 | Multi-frequency point simulating phase-locked loop circuit |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106788407A (en) * | 2016-12-05 | 2017-05-31 | 清华大学 | A kind of phaselocked loop for supporting multi-protocols |
WO2020132976A1 (en) * | 2018-12-26 | 2020-07-02 | 鹤壁天海电子信息系统有限公司 | Frequency source and communication device |
CN114400974A (en) * | 2021-12-30 | 2022-04-26 | 北京冠群信息技术股份有限公司 | Sawtooth frequency modulation continuous wave signal generating device |
CN115208387A (en) * | 2022-06-01 | 2022-10-18 | 中星联华科技(北京)有限公司 | Phase-locked loop, clock recovery method and device and clock recovery instrument |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Razavi | Challenges in the design of frequency synthesizers for wireless applications | |
US7602254B2 (en) | System and method for generating signals with a preselected frequency relationship in two steps | |
CN105141310B (en) | Polycyclic broadband low phase noise frequency synthesizer | |
CN105071804B (en) | A kind of Low phase noise broadband microwave local oscillator source circuit and its implementation method | |
CN102651649A (en) | Design method of low-phase-noise microwave wideband frequency combiner | |
CN106385255A (en) | Low-noise high-definition tunable multi-loop frequency synthesizing device and method | |
CN103178838A (en) | A phase-locked loop or phase-locked loop frequency synthesis device and method | |
CN104702279A (en) | Frequency synthesizer of phase-locked loop | |
RU2668737C1 (en) | Frequency divider, automatic phase frequency adjustment scheme, transmitter, radio station and method of frequency division | |
CN110729996B (en) | Miniaturized phase-locked loop circuit and method for twice phase locking | |
CN204376871U (en) | Based on the frequency synthesizer of many ring locks phase | |
CN110289858B (en) | Broadband fine stepping agile frequency conversion combination system | |
CN105634483A (en) | Millimeter wave frequency source for mercury ion microwave frequency standard | |
CN105356878B (en) | A kind of implementation method and device of improved tricyclic wideband frequency synthesizer | |
US20170026050A1 (en) | Frequency synthesizer | |
US8736325B1 (en) | Wide frequency range clock generation using a single oscillator | |
Sinha | Design of an integrated CMOS PLL frequency synthesizer | |
CN107332559B (en) | A device and method for generating a high-purity VHF signal | |
Poddar et al. | The pursuit for low cost and low phase noise synthesized signal sources: Theory & optimization | |
CN202978846U (en) | Novel DDS application-based C-waveband broadband fine-stepping agile source | |
Li et al. | A CMOS 21-48GHz fractional-N synthesizer employing ultra-wideband injection-locked frequency multipliers | |
Yu et al. | A single-chip 0.125–26GHz signal source in 0.18 um SiGe BiCMOS | |
Liu et al. | Design Phase Locked Loop Accuracy towards Femtosecond Magnitude | |
van Wanum et al. | Phase Controlled 2.6-3.5 GHz Fractional-N PLL IC | |
CN106788407B (en) | A kind of phaselocked loop for supporting multi-protocols |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150610 |
|
WD01 | Invention patent application deemed withdrawn after publication |