CN103984144A - Array substrate, manufacturing method and display device thereof - Google Patents
Array substrate, manufacturing method and display device thereof Download PDFInfo
- Publication number
- CN103984144A CN103984144A CN201410200272.6A CN201410200272A CN103984144A CN 103984144 A CN103984144 A CN 103984144A CN 201410200272 A CN201410200272 A CN 201410200272A CN 103984144 A CN103984144 A CN 103984144A
- Authority
- CN
- China
- Prior art keywords
- projection
- signal wire
- array base
- underlay substrate
- base palte
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 44
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 9
- 238000000034 method Methods 0.000 claims description 8
- 238000005530 etching Methods 0.000 claims description 3
- 239000004973 liquid crystal related substance Substances 0.000 abstract description 22
- 230000005684 electric field Effects 0.000 abstract description 14
- 230000000694 effects Effects 0.000 abstract description 11
- 210000004027 cell Anatomy 0.000 description 36
- 239000011159 matrix material Substances 0.000 description 17
- 238000009413 insulation Methods 0.000 description 15
- 238000005516 engineering process Methods 0.000 description 12
- 239000010408 film Substances 0.000 description 7
- 239000011521 glass Substances 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000035699 permeability Effects 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 3
- 230000004304 visual acuity Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 230000003628 erosive effect Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000012528 membrane Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000005056 compaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The embodiment of the invention discloses an array substrate, a manufacturing method and a display device thereof, relates to the technical field of displaying, and is used for preventing interference electric fields formed by adjacent pixel electrodes in a high-resolution LCD (liquid crystal display), and ensuring the displaying effect of the LCD. The array substrate comprises an underlay substrate and signal wires arranged on the underlay substrate; pixel electrodes are arranged at two sides of the signal wires; protrusions corresponding to all or part of the signal wires are formed on the underlay substrate.
Description
Technical field
The present invention relates to display technique field, relate in particular to a kind of array base palte and preparation method thereof, display device.
Background technology
Along with showing the development and progress of (TFT-LCD Display) technology, LCD device, tft liquid crystal has been substituted the main flow display device that CRT display becomes daily demonstration field.
At present, show the quality of image in order to improve constantly liquid crystal indicator, its resolution is constantly improving, and making every effort to provides more clear display frame true to nature for consumer.Resolution is defined as the quantity of the pixel in per inch area in liquid crystal indicator, so, in the higher liquid crystal indicator of resolution, the size of pixel region is just less, correspondingly, as shown in Figure 1, spacing between pixel electrode 4 in two adjacent pixel cell regions is also more and more less, when passing into certain operating voltage to pixel electrode 4, to cause the electric field between two adjacent pixel electrodes 4 to disturb (as shown by arrows in FIG.), thereby affect the quality of display frame.
For example, as shown in Figure 2, when only requiring a certain pixel cell region (to be labeled as a) corresponding liquid crystal molecule 12 deflections and one other pixel unit area (be labeled as b) the corresponding liquid crystal molecule 12 adjacent with this pixel cell region while not deflecting, because the interval between pixel cell region a and pixel cell region b is very little, electric field between two adjacent pixel electrodes 4 is disturbed, cause the liquid crystal molecule 12 between adjacent pixel cell region a and pixel cell region b, and pixel cell region b deflects near liquid crystal molecule 12 corresponding to the edge of pixel cell region a, thereby as shown in Figure 3, make pixel cell region adjacent in liquid crystal indicator produce colour mixture, the phenomenons such as light leak, affected the effect of the demonstration of liquid crystal indicator.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of array base palte and preparation method thereof, display device, when this array base palte is applied to display device, can reduce the interference of electric field between two adjacent pixel electrodes, reduce colour mixture, light leakage phenomena between two adjacent pixel cell regions, improve the display effect of display device.
For solving the problems of the technologies described above, the present invention adopts following technical scheme:
A first aspect of the present invention provides a kind of array base palte, comprise: underlay substrate, be arranged at the signal wire on described underlay substrate, described signal wire both sides are provided with pixel electrode, and described underlay substrate is formed with the projection corresponding with all or part of described signal wire position.
Described projection is corresponding with the signal wire position of all odd-numbered lines or all even number lines.
Described signal wire comprises data line and/or grid line.
The height of described projection is 1~2 micron, and the width of described projection is more than or equal to the width of described signal wire.
The width of described projection is 3~6 microns.
In the technical scheme of the embodiment of the present invention, because described underlay substrate is formed with the projection corresponding with all or part of described signal wire position, and described signal wire both sides are provided with pixel electrode, obviously, projection causes the height between two pixel electrodes larger, be greater than the height of pixel electrode, make pixel electrode be difficult for forming electric field, this projection can reduce the interference of electric field between two adjacent pixel electrodes, reduce colour mixture, light leakage phenomena between two adjacent pixel cell regions, improve the display effect of display device.
A second aspect of the present invention provides a kind of display device, comprises above-mentioned array base palte, also comprise coordinate with described array base palte to box substrate.
A third aspect of the present invention provides a kind of manufacture method of array base palte, comprising:
Underlay substrate is carried out to etching, form the projection corresponding with all or part of signal wire position;
On described underlay substrate, form described signal wire and the pixel electrode that is positioned at described signal wire both sides.
Described projection is corresponding with the signal wire position of all odd-numbered lines or all even number lines.
The height of described projection is 1~2 micron, and the width of described projection is 3~6 microns.
Accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, below the accompanying drawing of required use during embodiment is described is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skills, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the structural representation of array base palte of the prior art;
Fig. 2 is the deflection schematic diagram that array base palte of the prior art drives liquid crystal molecule;
Fig. 3 is array base palte light leak test result schematic diagram of the prior art;
Fig. 4 is the structural representation one of the array base palte in the embodiment of the present invention;
Fig. 5 is the deflection schematic diagram that the array base palte in the embodiment of the present invention drives liquid crystal molecule;
Fig. 6 is the array base palte light leak test result schematic diagram in the embodiment of the present invention;
Fig. 7 is the floor map one of the array base palte in the embodiment of the present invention;
Fig. 8 is the floor map two of the array base palte in the embodiment of the present invention;
Fig. 9 is the floor map three of the array base palte in the embodiment of the present invention;
Figure 10 is the floor map four of the array base palte in the embodiment of the present invention;
Figure 11 is the floor map five of the array base palte in the embodiment of the present invention;
Figure 12 is the floor map six of the array base palte in the embodiment of the present invention;
Figure 13 is the floor map seven of the array base palte in the embodiment of the present invention;
Figure 14 is the structural representation two of the array base palte in the embodiment of the present invention;
Figure 15 is the structural representation three of the array base palte in the embodiment of the present invention;
Figure 16 is the structural representation four of the array base palte in the embodiment of the present invention;
Figure 17 is the schematic flow sheet of the method for making of the array base palte in the embodiment of the present invention.
Description of reference numerals:
1-underlay substrate; 2-signal wire; 3-projection;
4-pixel electrode; The 5-the first insulation course; The 6-the second insulation course;
The 7-the three insulation course; 8-public electrode; The 9-the four insulation course;
10-black matrix; 11-color film; 12-liquid crystal molecule;
13-predeterminable area.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, rather than whole embodiment.Embodiment based in the present invention, those of ordinary skills, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
Embodiment mono-
The embodiment of the present invention provides a kind of array base palte, and as shown in Figure 4, this array base palte comprises:
Underlay substrate 1 and be arranged at the signal wire 2 on described underlay substrate 1, described signal wire 2 both sides are provided with pixel electrode 4, and described underlay substrate 1 is formed with the projection 3 corresponding with all or part of described signal wire 2 positions.
In the technical scheme of the embodiment of the present invention, because described underlay substrate is formed with the projection corresponding with all or part of described signal wire position, and described signal wire both sides are provided with pixel electrode, obviously, projection causes the height between two pixel electrodes larger, be greater than the height of pixel electrode, make pixel electrode be difficult for forming electric field, this projection can reduce the interference of electric field between two adjacent pixel electrodes, reduce colour mixture, light leakage phenomena between two adjacent pixel cell regions, improve the display effect of display device.
Further, as shown in Figure 5, when described array base palte is applied to display device and works, when the liquid crystal molecule 12 of pixel electrode 4 correspondences in a of pixel cell region deflects, buffer action due to above-mentioned described projection 3, the electric field that can reduce the one other pixel electrode 4 in pixel cell region b that 4 pairs of this pixel electrodes are adjacent disturbs, thereby avoided liquid crystal molecule 12 and pixel cell region b between adjacent two pixel electrodes 4 to deflect near liquid crystal molecule 12 corresponding to the edge of pixel cell region a, as shown in Figure 6, when described array base palte is applied to display device, in macroscopic view, show as the colour mixture having reduced between two the adjacent pixel cell regions in display device, light leakage phenomena, improved display effect.
Wherein, as shown in Figure 4, if underlay substrate 1 is made for glass, can utilize the glass erosion liquids such as hydrogen fluoride (HF) to carry out corrosion treatment to the predeterminable area 13 on underlay substrate 1, form the projection 3 that corresponding all or part of described signal wire 2 arranges, obviously, this predeterminable area 13 is the corresponding region in the pixel cell region on array base palte just.
Obviously, owing to being formed with projection 3 on underlay substrate 1, after the existence of this projection 3 causes array base palte to be made, the surface of the corresponding region of projection 3 can be higher than the surface in other regions, as shown in Figure 4, the existence of projection 3 makes the surface of projection 3 corresponding array base paltes higher than the surface in other regions, the surface of pixel electrode 4 for example, when difference in height between the surface of described projection 3 corresponding array base paltes and the surface of pixel electrode 4 is larger, electric field interference effect between adjacent two pixel electrodes 4 of isolation that projection 3 plays is more obvious, preferably, surface and the difference in height d between pixel electrode 4 of described projection 3 corresponding array base paltes are at least 1 μ m.
From prior art, each pixel cell region is all rectangle, be that pixel cell region comprises long limit and minor face, and because display device is when working, the electromotive force of the pixel electrode 4 in each pixel cell region is unequal, therefore, pixel cell region does not contact mutually, as shown in Figure 6, when pixel cell region is arranged on array base palte, the He Chang limit, long limit in pixel cell region is adjacent, minor face and minor face are adjacent, long limit and minor face are perpendicular. because pixel electrode 4 is full of pixel cell region conventionally, the He Chang limit, long limit that is pixel electrode 4 is adjacent, minor face and minor face are adjacent, long limit and minor face are perpendicular, gapped between pixel electrode 4, projection 3 can be between pixel electrode 4 gap location, therefore, in embodiments of the present invention, the setting of projection 3 can have following three kinds: as shown in Figure 7, described projection 3 can only be arranged between the long limit of adjacent pixel electrode 4, between two row pixel cell regions, correspondence arranges a projection 3, or as shown in Figure 8, described projection 3 can only be arranged between the minor face of adjacent pixel electrode 4, between two row pixel cell regions, correspondence arranges a projection 3, or as shown in Figure 9, described projection 3 can both be arranged between the long limit of adjacent pixel electrode 4, be also arranged between the minor face of adjacent pixel electrode 4, between two row or two row pixel cell regions, all correspondence is provided with a projection 3.
Further, as shown in Figure 7, between each projection 3, can be formed with space, also can be as shown in figure 10, projection 3 and projection 3 between the long limit of the adjacent pixel electrode 4 of two row are connected to form an integral body.Accordingly, the projection arranging along long limit in Fig. 9 can be connected with the projection arranging along minor face, as shown in figure 11, forms a plurality of sub-boxes that surround each pixel electrode 4.Specifically should arrange according to actual conditions, the embodiment of the present invention does not limit this.
Similarly, projection 3 can also arrange by interval ordered series of numbers pixel electrode 4, and for example, as shown in figure 12, projection 3 interval two row pixel electrodes 4 arrange, and between every two row pixel electrodes 4, are formed with projection 3.Accordingly, projection 3 also can arrange by space-number row pixel electrode 4, and for example, as shown in figure 13, projection 3 can arrange by interval two row pixel electrodes 4, between every two row pixel electrodes 4, is formed with projection 3.
In sum, signal wire 2 in the embodiment of the present invention can comprise data line and/or grid line,, described projection 3 can respective data lines setting, can corresponding grid line setting, also can corresponding grid line and data line setting, wherein, should arrange according to actual conditions, the embodiment of the present invention does not specifically limit this.
Further, projection between the long limit of two row pixel electrodes is the projection that respective data lines arranges, consider when the distance between described projection 3 and mutually close two described adjacent pixel electrodes 4 compared with hour, more effective to realizing the isolation effect that above-mentioned electric field disturbs, therefore, shown in figure 3, the width of described projection 3 is more than or equal to the width of described data line, is 3~6 microns.
Similarly, the projection 3 between the minor face of two row pixel electrodes 4 is the projection that corresponding grid line arranges, and preferred, the width of described projection 3 is more than or equal to the width of described grid line, is 3~6 microns.
Obviously, as shown in Figure 3, in the first specific embodiment of the embodiment of the present invention, this array base palte can be twisted nematic (Twisted Nematic, abbreviation TN) array base palte of pattern, now, be at least also formed with the first insulation course 5, the second insulation course 6 on signal wire 2 and the 3rd insulation course 7 that are positioned under described signal wire 2 on the underlay substrate 1 of this array base palte, pixel electrode 4 is specifically positioned on the 3rd insulation course 7.
In the second specific embodiment of the embodiment of the present invention, as shown in figure 14, this array base palte also can be senior super Wei Chang conversion (Advanced Super Dimension Switch, abbreviation ADS) array base palte of pattern, on the basis of Fig. 3, on pixel electrode 4, form the public electrode 8 of slit-shaped and the 4th insulation course 9 between pixel electrode 4 and public electrode 8, obviously, the 4th insulation course 9, by public electrode 8 and pixel electrode 4 insulation, guarantees the normal work of array base palte.
A so-called senior super dimension switch technology (ADvanced Super Dimension Switch), be called for short ADS, its core technology characteristic description is: the electric field producing by electric field that in same plane, gap electrode edge produces and gap electrode layer and plate electrode interlayer forms multi-dimensional electric field, make in liquid crystal cell between gap electrode, directly over electrode, all aligned liquid-crystal molecules can both produce rotation, thereby improved liquid crystal work efficiency and increased light transmission efficiency.A senior super dimension switch technology can improve the picture quality of TFT-LCD product, has high resolving power, high permeability, low-power consumption, wide visual angle, high aperture, low aberration, without advantages such as water of compaction ripples (push Mura).For different application, the improvement technology of ADS technology has high permeability I-ADS technology, high aperture H-ADS and high resolving power S-ADS technology etc.
The public electrode 8 that it will be understood by those skilled in the art that above-described embodiment can be tabular or slit-shaped, and pixel electrode 4 is also like this; Certainly, the order up and down of pixel electrode 4 and public electrode 8 can be put upside down, and as shown in figure 15, and pixel electrode 4 and public electrode 8 can be all slit-shaped electrode.
In addition, in order to reduce cost of manufacture, simplification of flowsheet, the second insulation course 6 in Fig. 3, Figure 14 and Figure 15 can omit not to be made.
Because people are in recent years more and more higher for the requirement of the transmittance of display device, resolution, power consumption etc., display device is all towards future developments such as high permeability, high resolving power, low-power consumption.Wherein, resolution is higher, make the size of each pixel cell less, when the length of side of pixel cell is when tens microns become tens microns, obviously, the size of pixel cell has obtained significantly reducing, now, if the width of black matrix still remains unchanged, for pixel cell, black matrix will become obviously, will affect the display effect of display device.Therefore, the width of black matrix should reduce to guarantee the display effect of display device accordingly.
But the width of black matrix reduces likely to cause, between array base palte and color membrane substrates, deviation is appearred in box, cause the generation of the bad phenomenon such as light leak, the width that is therefore positioned at the black matrix on color membrane substrates can not reduce arbitrarily.The bad phenomenon such as light leak that people reduce to bring in order to overcome black matrix, are arranged on black matrix and color filter layer on array base palte.Concrete, after the structure that array base palte in forming the conventional techniques such as data line, grid line, pixel cell has, correspondence position above the thin film transistor (TFT) 4 of grid line, data line and pixel cell forms black matrix, afterwards, above the viewing area of the respective pixel unit of irising out at black matrix, form colour filter part, wherein, the corresponding pixel cell of each colour filter part.
Because black matrix is now positioned on array base palte, when suitably reducing the width of black matrix, also can guarantee that black matrix can fully block the structure that grid line, data line and thin film transistor (TFT) etc. need shading, simultaneously, reduce the possibility that light leakage phenomena occurs, when improving resolution, transmitance, guaranteed again the display effect of display device.This technology is called again COA (Color Filter on Array) technology.
Therefore, in the 3rd specific embodiment of the embodiment of the present invention, as shown in figure 16, for Fig. 3, in Figure 16, on the second insulation course 6, be formed with black matrix 10 and color film 11, afterwards, form successively the 3rd insulation course 7, public electrode 8, the 4th insulation course 9 and pixel electrode 4 on color film 11, pixel electrode 4 is herein slit-shaped.
Wherein, it should be noted that, because the color of the color film 11 of general black matrix 10 both sides is different, it is the intersection that black matrix 10 is the color film 11 of two kinds of colors, therefore,, in Figure 16, color film 11 places of black matrix 10 correspondences draw the color difference that a line represents the color film 11 of line left and right.
Obviously, the public electrode 8 in the 3rd specific embodiment can be tabular or slit-shaped, and pixel electrode 4 is also like this; Certainly, the order up and down of pixel electrode 4 and public electrode 8 can be put upside down, and pixel electrode 4 and public electrode 8 all can, for slit-shaped electrode, not repeat them here.
Further, in embodiments of the present invention, in order to guarantee not interfere with each other between pixel electrode 4, the height of the projection 3 of described underlay substrate 1 can be 1~2 micron, meanwhile, for the ease of the making of signal wire 2, the width of described projection 3 is more than or equal to the width of described signal wire 2, general, the width of described projection 3 can be 3~6 microns.
The embodiment of the present invention also provides a kind of display device, comprise above-mentioned array base palte, concrete, this display device can be: liquid crystal panel, LCD TV, liquid crystal display, digital album (digital photo frame), mobile phone, panel computer etc. have product or the parts of any Presentation Function.
Embodiment bis-
The embodiment of the present invention provides a kind of manufacture method of array base palte, as shown in figure 17, comprising:
Step S101, underlay substrate is processed, made described underlay substrate form the projection corresponding with all or part of signal wire position.
Step S102, on described underlay substrate, form described signal wire and be positioned at the pixel electrode of described signal wire both sides.
Further, if underlay substrate 1 is made for glass, described step S101 can comprise:
Described underlay substrate 1 is carried out to etching, make the projection 3 that described underlay substrate 1 is corresponding with all or part of signal wire 2 positions.
Wherein, if underlay substrate 1 is made for glass, can utilize the glass erosion liquids such as hydrogen fluoride (HF) to carry out corrosion treatment to the predeterminable area on underlay substrate 1, form the projection 3 that corresponding all or part of described signal wire 2 arranges.
Wherein, projection 3 can arrange by corresponding all signal wires 2, also can guarantee under the non-interfering prerequisite of pixel electrode 4, and only corresponding part signal wire 2 arranges, and for example, described projection 3 is corresponding with signal wire 2 positions of all odd-numbered lines or all even number lines.
Obviously, signal wire 2 in the embodiment of the present invention can comprise data line and/or grid line,, described projection 3 can respective data lines setting, can corresponding grid line setting, also can corresponding grid line and data line setting, wherein, the position of projection 3 should arrange according to actual conditions, and the embodiment of the present invention does not specifically limit this.
Further, in embodiments of the present invention, in order to guarantee not interfere with each other between pixel electrode 4, the height of the projection 3 of described underlay substrate 1 can be 1~2 micron, meanwhile, for the ease of the making of signal wire 2, the width of described projection 3 is more than or equal to the width of described signal wire 2, general, the width of described projection 3 can be 3~6 microns.
The above; be only the specific embodiment of the present invention, but protection scope of the present invention is not limited to this, is anyly familiar with those skilled in the art in the technical scope that the present invention discloses; can expect easily changing or replacing, within all should being encompassed in protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection domain of described claim.
Claims (10)
1. an array base palte, is characterized in that, comprising: underlay substrate and be arranged at the signal wire on described underlay substrate, and described signal wire both sides are provided with pixel electrode, and described underlay substrate is formed with the projection corresponding with all or part of described signal wire position.
2. array base palte according to claim 1, is characterized in that: described projection is corresponding with the signal wire position of all odd-numbered lines or all even number lines.
3. array base palte according to claim 1 and 2, is characterized in that, described signal wire comprises data line and/or grid line.
4. array base palte according to claim 3, is characterized in that, the height of described projection is 1~2 micron, and the width of described projection is more than or equal to the width of described signal wire.
5. array base palte according to claim 4, is characterized in that, the width of described projection is 3~6 microns.
6. a display device, is characterized in that, comprises the array base palte described in claim 1-5 any one.
7. a manufacture method for array base palte, is characterized in that, comprising:
Underlay substrate is processed, made the projection that described underlay substrate is corresponding with all or part of signal wire position;
On described underlay substrate, form described signal wire and the pixel electrode that is positioned at described signal wire both sides.
8. manufacture method according to claim 7, is characterized in that, described underlay substrate is processed, and the projection that described underlay substrate is corresponding with all or part of signal wire position is comprised:
Described underlay substrate is carried out to etching, make the projection that described underlay substrate is corresponding with all or part of signal wire position.
9. according to the manufacture method described in claim 7 or 8, it is characterized in that, described projection is corresponding with the signal wire position of all odd-numbered lines or all even number lines.
10. manufacture method according to claim 9, is characterized in that, the height of described projection is 1~2 micron, and the width of described projection is 3~6 microns.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410200272.6A CN103984144A (en) | 2014-05-13 | 2014-05-13 | Array substrate, manufacturing method and display device thereof |
PCT/CN2014/086801 WO2015172484A1 (en) | 2014-05-13 | 2014-09-18 | Array substrate, manufacturing method therefor, and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410200272.6A CN103984144A (en) | 2014-05-13 | 2014-05-13 | Array substrate, manufacturing method and display device thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103984144A true CN103984144A (en) | 2014-08-13 |
Family
ID=51276176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410200272.6A Pending CN103984144A (en) | 2014-05-13 | 2014-05-13 | Array substrate, manufacturing method and display device thereof |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN103984144A (en) |
WO (1) | WO2015172484A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106292038A (en) * | 2016-10-17 | 2017-01-04 | 武汉华星光电技术有限公司 | A kind of display panels |
CN108803179A (en) * | 2018-07-26 | 2018-11-13 | 京东方科技集团股份有限公司 | A kind of display panel and display device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1030211A2 (en) * | 1999-02-15 | 2000-08-23 | Fujitsu Limited | Liquid crystal display device and method of manufacturing the same |
CN1538211A (en) * | 2003-04-18 | 2004-10-20 | 鸿富锦精密工业(深圳)有限公司 | Liquid crystal display device with transverse electric field |
CN1603896A (en) * | 2003-10-02 | 2005-04-06 | 精工爱普生株式会社 | Liquid crystal display device and electronic equipment |
CN203811953U (en) * | 2014-05-13 | 2014-09-03 | 京东方科技集团股份有限公司 | Display device and array substrate thereof |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3083712B2 (en) * | 1994-11-02 | 2000-09-04 | シャープ株式会社 | Liquid crystal display |
JP4372648B2 (en) * | 2004-09-13 | 2009-11-25 | シャープ株式会社 | Liquid crystal display device and manufacturing method thereof |
TWI301913B (en) * | 2005-02-25 | 2008-10-11 | Au Optronics Corp | Liquid crystal display device |
CN103645589B (en) * | 2013-12-10 | 2015-12-30 | 京东方科技集团股份有限公司 | Display device, array base palte and preparation method thereof |
CN103901687A (en) * | 2014-02-20 | 2014-07-02 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display device |
-
2014
- 2014-05-13 CN CN201410200272.6A patent/CN103984144A/en active Pending
- 2014-09-18 WO PCT/CN2014/086801 patent/WO2015172484A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1030211A2 (en) * | 1999-02-15 | 2000-08-23 | Fujitsu Limited | Liquid crystal display device and method of manufacturing the same |
CN1538211A (en) * | 2003-04-18 | 2004-10-20 | 鸿富锦精密工业(深圳)有限公司 | Liquid crystal display device with transverse electric field |
CN1603896A (en) * | 2003-10-02 | 2005-04-06 | 精工爱普生株式会社 | Liquid crystal display device and electronic equipment |
CN203811953U (en) * | 2014-05-13 | 2014-09-03 | 京东方科技集团股份有限公司 | Display device and array substrate thereof |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106292038A (en) * | 2016-10-17 | 2017-01-04 | 武汉华星光电技术有限公司 | A kind of display panels |
CN108803179A (en) * | 2018-07-26 | 2018-11-13 | 京东方科技集团股份有限公司 | A kind of display panel and display device |
Also Published As
Publication number | Publication date |
---|---|
WO2015172484A1 (en) | 2015-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102629055B (en) | Array substrate and color film substrate of display device and manufacture method thereof | |
CN102937767B (en) | The method for making of array base palte, display device and array base palte | |
US10437094B2 (en) | Array substrate and manufacturing method thereof, and display device | |
CN105093708A (en) | Liquid crystal display panel | |
CN103226268B (en) | A kind of array base palte, display panels and display unit | |
CN105158993A (en) | Display panel and display device | |
CN102629045B (en) | Array substrate and liquid crystal display | |
CN103018950B (en) | Color film substrate and manufacturing method and display device thereof | |
CN103345096B (en) | Display panel and display device | |
CN103235452B (en) | A kind of array base palte and display device | |
CN101089692A (en) | Multi-domain vertical orientation mode liquid crystal display device and substrate manufacturing method thereof | |
CN103176320A (en) | Transversely-distributed pixel structure, liquid crystal display (LCD) device and manufacture method of pixel structure and LCD device | |
CN103383510A (en) | Liquid crystal panel and display device | |
CN104898332A (en) | Display substrate, preparation method thereof, display panel and display device | |
JP6881981B2 (en) | Manufacturing method of array board, display device and array board | |
CN102866543A (en) | Pixel unit, array substrate and liquid crystal display device | |
CN102629061B (en) | Array substrate and liquid crystal display device | |
CN103984144A (en) | Array substrate, manufacturing method and display device thereof | |
CN203811953U (en) | Display device and array substrate thereof | |
CN102854668B (en) | The method for making of display base plate, display base plate and display device | |
CN107479270A (en) | Display panel and display device | |
CN202837763U (en) | Array substrate and display device | |
CN102998867B (en) | Array substrate, display panel, manufacturing method and display device | |
CN104238208A (en) | Array substrate and display device | |
CN111258143A (en) | Display panel and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140813 |