[go: up one dir, main page]

CN103560187B - LED structure epitaxial growth method containing superlattices barrier layer and structure thereof - Google Patents

LED structure epitaxial growth method containing superlattices barrier layer and structure thereof Download PDF

Info

Publication number
CN103560187B
CN103560187B CN201310574237.6A CN201310574237A CN103560187B CN 103560187 B CN103560187 B CN 103560187B CN 201310574237 A CN201310574237 A CN 201310574237A CN 103560187 B CN103560187 B CN 103560187B
Authority
CN
China
Prior art keywords
layer
gan
growth
thickness
barrier layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201310574237.6A
Other languages
Chinese (zh)
Other versions
CN103560187A (en
Inventor
牛凤娟
戚运东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiangneng Hualei Optoelectrical Co Ltd
Original Assignee
Xiangneng Hualei Optoelectrical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiangneng Hualei Optoelectrical Co Ltd filed Critical Xiangneng Hualei Optoelectrical Co Ltd
Priority to CN201310574237.6A priority Critical patent/CN103560187B/en
Publication of CN103560187A publication Critical patent/CN103560187A/en
Application granted granted Critical
Publication of CN103560187B publication Critical patent/CN103560187B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0137Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials the light-emitting regions comprising nitride materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/811Bodies having quantum effect structures or superlattices, e.g. tunnel junctions
    • H10H20/812Bodies having quantum effect structures or superlattices, e.g. tunnel junctions within the light-emitting regions, e.g. having quantum confinement structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/822Materials of the light-emitting regions
    • H10H20/824Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
    • H10H20/825Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN

Landscapes

  • Led Devices (AREA)

Abstract

The invention provides a kind of LED structure epitaxial growth method containing superlattices barrier layer and structure thereof, the step growing GaN:Si/GaN superlattices barrier layer in growth luminescent layer mqw layer is: stop being passed through In ion, and liter high-temperature, to 800 850 DEG C, is passed through SiH4, InxGa in reative cell(1 x)Grow GaN:Si layer on N shell, stop being passed through SiH4, in reative cell, on GaN:Si layer, grow GaN layer, GaN layer and GaN:Si layer interlaced formation GaN:Si/GaN superlattices barrier layer;SiH4The time scale being passed through and stop being passed through is 6:1 1:6.The superlattice layer of the luminescent layer GaN barrier layer GaN/GaN:Si of the Si that originally undopes is replaced by the present invention, on the premise of not affecting electric leakage and the luminous intensity of device, the resistance of luminescent layer is reduced so that the driving voltage of device declines.

Description

含有超晶格势垒层的LED结构外延生长方法及其结构Epitaxial growth method and structure of LED structure containing superlattice barrier layer

技术领域technical field

本发明涉及LED外延设计技术领域,特别地,涉及一种含有超晶格势垒层的LED结构外延生长方法及其结构。The invention relates to the technical field of LED epitaxial design, in particular to an epitaxial growth method and structure of an LED structure containing a superlattice barrier layer.

背景技术Background technique

目前国内MOCVD厂家在生长LED外延层时,传统的结构都包含N层、发光层、P层,N层采用SiH4作为掺杂剂,P层采取Cp2Mg作为掺杂剂,发光层是由InGaN/GaN超晶格材料组成,这三大部分的阻抗分别是:R发光层>RP层>RN层。由于发光层InGaN、GaN材料都是不添加掺杂剂的,并且总厚度一般为200-300nm,所以这一层的阻抗相对掺杂N、P层阻值高。At present, when domestic MOCVD manufacturers grow LED epitaxial layers, the traditional structure includes N layer, light emitting layer, and P layer. The N layer uses SiH 4 as the dopant, and the P layer uses Cp 2 Mg as the dopant. The light emitting layer is made of Composed of InGaN/GaN superlattice materials, the impedances of these three parts are: R light-emitting layer >R P layer >R N layer . Since the InGaN and GaN materials of the light-emitting layer do not add dopants, and the total thickness is generally 200-300nm, the resistance of this layer is higher than that of the doped N and P layers.

而LED器件是采用横流驱动的,发光层阻抗高带来的负面影响是LED驱动电压升高。如果将发光层变成N型或P型,发光层的阻抗可以下降,但是会影响发光层中的电子和空穴复合效率,并且发光层掺杂浓度过高将导致器件不能工作。为了降低发光层的阻抗,目前比较传统的做法是降低发光层的厚度,但损失了器件的发光效率;或者将发光层一段掺杂Si或者Mg,降低阻抗,负面影响是电子和空穴的复合效率不高。The LED device is driven by cross-current, and the negative effect brought by the high impedance of the light-emitting layer is the increase of the LED driving voltage. If the light-emitting layer is changed to N-type or P-type, the impedance of the light-emitting layer can be reduced, but it will affect the recombination efficiency of electrons and holes in the light-emitting layer, and the high doping concentration of the light-emitting layer will cause the device to fail to work. In order to reduce the impedance of the light-emitting layer, the traditional method is to reduce the thickness of the light-emitting layer, but the luminous efficiency of the device is lost; or a part of the light-emitting layer is doped with Si or Mg to reduce the impedance. The negative effect is the recombination of electrons and holes. low efficiency.

发明内容Contents of the invention

本发明目的在于提供一种含有超晶格势垒层的LED结构外延生长方法及其结构,以解决发光层阻抗高的技术问题。The purpose of the present invention is to provide an LED structure epitaxial growth method and its structure containing a superlattice barrier layer, so as to solve the technical problem of high impedance of the light-emitting layer.

为实现上述目的,本发明提供的一种含有超晶格势垒层的LED结构外延生长方法依次包括处理衬底、生长低温缓冲GaN层、生长不掺杂GaN层、生长掺Si的GaN层、生长发光层MQW、生长P型AlGaN层、生长P型GaN层步骤,In order to achieve the above object, a method for epitaxial growth of an LED structure containing a superlattice barrier layer provided by the present invention sequentially includes processing the substrate, growing a low-temperature buffer GaN layer, growing an undoped GaN layer, growing a Si-doped GaN layer, The steps of growing the light-emitting layer MQW, growing the P-type AlGaN layer, and growing the P-type GaN layer,

所述生长发光层MQW层的步骤为:The steps of growing the light-emitting layer MQW layer are:

在温度为750-850℃、200mbar到400mbar压力的反应室内,采用H2和/或N2作为载气,通入In离子、NH3和Ga离子,生长掺杂In的3-3.5nm厚度的InxGa(1-x)N层,其中x=0.15-0.25,In掺杂浓度2E+20-3E+20个/cm3In a reaction chamber with a temperature of 750-850°C and a pressure of 200mbar to 400mbar, H 2 and/or N 2 are used as carrier gas, and In ions, NH 3 and Ga ions are introduced to grow In-doped 3-3.5nm thick In x Ga (1-x) N layer, wherein x=0.15-0.25, In doping concentration 2E+20-3E+20/cm 3 ,

其中,生长GaN:Si/GaN超晶格势垒层的步骤为:Among them, the steps of growing GaN: Si/GaN superlattice barrier layer are:

停止通入In离子,升高温度至800-850℃,通入SiH4,反应室内InxGa(1-x)N层上生长GaN:Si层,停止通入SiH4,反应室内GaN:Si层上生长GaN层;Stop feeding In ions, raise the temperature to 800-850°C, feed SiH 4 , grow GaN: Si layer on the In x Ga (1-x) N layer in the reaction chamber, stop feeding SiH 4 , GaN: Si in the reaction chamber GaN layer is grown on the layer;

反复通入SiH4和停止通入SiH4,GaN层和GaN:Si层相互交错形成GaN:Si/GaN超晶格势垒层;SiH4通入和停止通入的时间比例为6:1-1:6,Si的掺杂浓度1E+17-6E+17个/cm3,GaN:Si/GaN超晶格势垒层的周期数为1-7;Repeatedly feed SiH 4 and stop feeding SiH 4 , the GaN layer and GaN: Si layer are interlaced to form a GaN: Si/GaN superlattice barrier layer; the time ratio of SiH 4 feeding and stopping feeding is 6:1- 1:6, Si doping concentration 1E+17-6E+17/cm 3 , GaN: Si/GaN superlattice barrier layer period number is 1-7;

InxGa(1-x)N/(GaN:Si/GaN)周期数为14-15。In x Ga (1-x) N/(GaN: Si/GaN) period number is 14-15.

优选地,所述生长低温缓冲GaN层、生长不掺杂GaN层、生长掺Si的GaN层的步骤为:Preferably, the steps of growing a low-temperature buffer GaN layer, growing an undoped GaN layer, and growing a Si-doped GaN layer are:

生长低温缓冲GaN层:在600-650℃的反应室内,在衬底上生长厚度为30-40nm的低温缓冲GaN层;Growth of low-temperature buffer GaN layer: grow a low-temperature buffer GaN layer with a thickness of 30-40nm on the substrate in a reaction chamber at 600-650°C;

生长不掺杂GaN层:升高温度到1100-1200℃,持续生长厚度为2-3um的不掺杂GaN层;Growth of undoped GaN layer: raise the temperature to 1100-1200°C, and continue to grow an undoped GaN layer with a thickness of 2-3um;

生长掺Si的GaN层:持续生长掺杂Si的N型GaN,Si的掺杂浓度为9E+18-1E+19个/cm3,总厚度控制在2-3μm。Growth of Si-doped GaN layer: Continuous growth of Si-doped N-type GaN, the doping concentration of Si is 9E+18-1E+19/cm 3 , and the total thickness is controlled at 2-3μm.

优选地,生长P型AlGaN层、生长P型GaN层的步骤为:Preferably, the steps of growing a P-type AlGaN layer and growing a P-type GaN layer are:

生长P型AlGaN层:在930-980℃的反应室内持续生长厚度为30-40nm的P型AlGaN层,Al的掺杂浓度为2E+20-3E+20个/cm3,Mg的掺杂浓度为5E+19-6E+19个/cm3Growth of P-type AlGaN layer: Continuously grow a P-type AlGaN layer with a thickness of 30-40nm in a reaction chamber at 930-980°C. The doping concentration of Al is 2E+20-3E+20/cm 3 , and the doping concentration of Mg 5E+19-6E+19 pieces/cm 3 ;

生长P型GaN层:升高温度到930-950℃持续生长厚度为100-150nm的掺镁的P型GaN层,Mg的掺杂浓度为1E+19-1E+20个/cm3Growth of P-type GaN layer: raise the temperature to 930-950°C and continue to grow a magnesium-doped P-type GaN layer with a thickness of 100-150nm, and the doping concentration of Mg is 1E+19-1E+20/cm 3 .

本发明还提供了一种含有超晶格势垒层的LED外延结构,在发光层MQW中包括InxGa(1-x)N层和GaN:Si/GaN超晶格势垒层:The present invention also provides an LED epitaxial structure containing a superlattice barrier layer, including an In x Ga (1-x) N layer and a GaN:Si/GaN superlattice barrier layer in the light-emitting layer MQW:

每个GaN:Si/GaN超晶格势垒层包含1-7个双层组合单元,每个组合单元包含一个GaN:Si层和一个GaN层,GaN:Si层和GaN层的厚度比例为6:1-1:6,Si的掺杂浓度1E+17-6E+17个/cm3Each GaN:Si/GaN superlattice barrier layer contains 1-7 double-layer combination units, each combination unit contains a GaN:Si layer and a GaN layer, and the thickness ratio of GaN:Si layer and GaN layer is 6 :1-1:6, the doping concentration of Si is 1E+17-6E+17 pieces/cm 3 ;

在第一个GaN:Si/GaN超晶格势垒层的双层组合单元中,GaN层位于GaN:Si层之上;In the first GaN:Si/GaN superlattice barrier double-layer combination unit, the GaN layer is on top of the GaN:Si layer;

InxGa(1-x)N/(GaN:Si/GaN)的周期数为14-15。The period number of In x Ga (1-x) N/(GaN:Si/GaN) is 14-15.

优选地,发光层MQW中的InGaN层厚度为2.5-3nm,GaN:Si/GaN超晶格势垒层的厚度为11-13nm。Preferably, the thickness of the InGaN layer in the light-emitting layer MQW is 2.5-3 nm, and the thickness of the GaN:Si/GaN superlattice barrier layer is 11-13 nm.

优选地,在发光层MQW层之下,从下至上依次包括:Preferably, below the light-emitting layer MQW layer, from bottom to top include:

衬底;Substrate;

低温缓冲GaN层:厚度为30-40nm;Low temperature buffer GaN layer: thickness is 30-40nm;

不掺杂GaN层:厚度为2-3um;Undoped GaN layer: thickness is 2-3um;

掺Si的GaN层:Si的掺杂浓度为9E+18-1E+19个/cm3,总厚度控制在2-3μm。Si-doped GaN layer: the doping concentration of Si is 9E+18-1E+19/cm 3 , and the total thickness is controlled at 2-3 μm.

优选地,在发光层MQW层之上,从下至上依次包括:Preferably, on the light-emitting layer MQW layer, from bottom to top include:

P型AlGaN层:厚度为30-40nm,Al的掺杂浓度为2E+20-3E+20个/cm3,Mg的掺杂浓度5E+19-6E+19个/cm3P-type AlGaN layer: thickness is 30-40nm, Al doping concentration is 2E+20-3E+20 pieces/cm 3 , Mg doping concentration is 5E+19-6E+19 pieces/cm 3 ;

P型GaN层:厚度为100-150nm,Mg的掺杂浓度为1E+19-1E+20个/cm3P-type GaN layer: the thickness is 100-150 nm, and the doping concentration of Mg is 1E+19-1E+20 pieces/cm 3 .

优选地,在每个所述双层组合单元中:GaN:Si层在GaN层之下。Preferably, in each of the double-layer combined units: the GaN:Si layer is under the GaN layer.

本发明具有以下有益效果:The present invention has the following beneficial effects:

本发明将原本不掺杂Si的发光层GaN势垒层用GaN/GaN:Si的超晶格层取代,将发光层的阻值降低,使得器件的驱动电压下降,但同时不影响器件的漏电和发光强度。In the present invention, the original non-doped Si-doped GaN barrier layer is replaced by a GaN/GaN:Si superlattice layer, and the resistance of the light-emitting layer is reduced, so that the driving voltage of the device is reduced, but at the same time, the leakage of the device is not affected and luminous intensity.

GaN/GaN:Si交错的双层结构超晶格层优势在于部分层含Si,部分层不含Si,避免整个势垒全部掺杂Si导致器件漏电的问题,也避免了发光层的阻值过高影响器件驱动电压的劣势。GaN/GaN: The advantage of Si interlaced double-layer structure superlattice layer is that some layers contain Si and some layers do not contain Si, which avoids the problem of device leakage caused by the entire barrier being doped with Si, and also avoids the excessive resistance of the light-emitting layer. The disadvantage of high impact device drive voltage.

除了上面所描述的目的、特征和优点之外,本发明还有其它的目的、特征和优点。下面将参照图,对本发明作进一步详细的说明。In addition to the objects, features and advantages described above, the present invention has other objects, features and advantages. Hereinafter, the present invention will be described in further detail with reference to the drawings.

附图说明Description of drawings

构成本申请的一部分的附图用来提供对本发明的进一步理解,本发明的示意性实施例及其说明用于解释本发明,并不构成对本发明的不当限定。在附图中:The accompanying drawings constituting a part of this application are used to provide further understanding of the present invention, and the schematic embodiments and descriptions of the present invention are used to explain the present invention, and do not constitute an improper limitation of the present invention. In the attached picture:

图1是现有的LED外延结构示意图;FIG. 1 is a schematic diagram of an existing LED epitaxial structure;

图2是本发明优选实施例的LED外延结构示意图;Fig. 2 is a schematic diagram of the LED epitaxial structure of a preferred embodiment of the present invention;

图3是现有的发光层和电子阻挡层的能带结构示意图;3 is a schematic diagram of the energy band structure of an existing light-emitting layer and an electron blocking layer;

图4是本发明优选实施例的发光层和电子阻挡层的能带结构示意图;Fig. 4 is a schematic diagram of the energy band structure of the light-emitting layer and the electron blocking layer of the preferred embodiment of the present invention;

图5是本发明优选实施例和对比实施例的芯片亮度对比示意图;Fig. 5 is a schematic diagram of chip luminance comparison between the preferred embodiment of the present invention and the comparative embodiment;

图6是本发明优选实施例和对比实施例的芯片漏电情况对比示意图;Fig. 6 is a schematic diagram of a comparison of chip leakage conditions between the preferred embodiment of the present invention and the comparative embodiment;

图7是本发明优选实施例和对比实施例的驱动电压对比示意图;Fig. 7 is a schematic diagram of the driving voltage comparison between the preferred embodiment of the present invention and the comparative embodiment;

其中,1、衬底,2、低温缓冲GaN层,3、不掺杂GaN层,4、掺Si的GaN层,5、发光层MQW层,6、InxGa(1-x)N层;7、GaN:Si/GaN超晶格势垒层,8、P型AlGaN层,9、P型GaN层。Among them, 1. substrate, 2. low-temperature buffer GaN layer, 3. undoped GaN layer, 4. Si-doped GaN layer, 5. light-emitting layer MQW layer, 6. In x Ga (1-x) N layer; 7. GaN: Si/GaN superlattice barrier layer, 8. P-type AlGaN layer, 9. P-type GaN layer.

具体实施方式detailed description

以下结合附图对本发明的实施例进行详细说明,但是本发明可以根据权利要求限定和覆盖的多种不同方式实施。The embodiments of the present invention will be described in detail below with reference to the accompanying drawings, but the present invention can be implemented in various ways defined and covered by the claims.

参见图2,本发明提供了一种含有超晶格势垒层的LED结构外延生长方法,依次包括处理衬底、生长低温缓冲GaN层、生长不掺杂GaN层、生长掺Si的GaN层、生长发光层MQW、生长P型AlGaN层、生长P型GaN层步骤,Referring to Fig. 2, the present invention provides a method for epitaxial growth of an LED structure containing a superlattice barrier layer, which sequentially includes processing the substrate, growing a low-temperature buffer GaN layer, growing an undoped GaN layer, growing a Si-doped GaN layer, The steps of growing the light-emitting layer MQW, growing the P-type AlGaN layer, and growing the P-type GaN layer,

所述生长发光层MQW层的步骤为:The steps of growing the light-emitting layer MQW layer are:

在温度为750-850℃、200mbar到400mbar压力的反应室内,采用H2和/或N2作为载气,通入In离子、NH3和Ga离子,生长掺杂In的3-3.5nm厚度的InxGa(1-x)N层,其中x=0.15-0.25,In掺杂浓度2E+20-3E+20个/cm3In a reaction chamber with a temperature of 750-850°C and a pressure of 200mbar to 400mbar, H 2 and/or N 2 are used as carrier gas, and In ions, NH 3 and Ga ions are introduced to grow In-doped 3-3.5nm thick In x Ga (1-x) N layer, wherein x=0.15-0.25, In doping concentration 2E+20-3E+20/cm 3 ,

其中,生长GaN:Si/GaN超晶格势垒层的步骤为:Among them, the steps of growing GaN: Si/GaN superlattice barrier layer are:

停止通入In离子,升高温度至800-850℃,通入SiH4,反应室内InxGa(1-x)N层上生长GaN:Si层,停止通入SiH4,反应室内GaN:Si层上生长GaN层。Stop feeding In ions, raise the temperature to 800-850°C, feed SiH 4 , grow GaN: Si layer on the In x Ga (1-x) N layer in the reaction chamber, stop feeding SiH 4 , GaN: Si in the reaction chamber GaN layer is grown on the layer.

反复通入SiH4和停止通入SiH4,GaN层和GaN:Si层相互交错形成GaN:Si/GaN超晶格势垒层;SiH4通入和停止通入的时间比例为6:1-1:6,Si的掺杂浓度1E+17-6E+17个/cm3,GaN:Si/GaN超晶格势垒层的周期数为1-7;Repeatedly feed SiH 4 and stop feeding SiH 4 , the GaN layer and GaN: Si layer are interlaced to form a GaN: Si/GaN superlattice barrier layer; the time ratio of SiH 4 feeding and stopping feeding is 6:1- 1:6, Si doping concentration 1E+17-6E+17/cm 3 , GaN: Si/GaN superlattice barrier layer period number is 1-7;

InxGa(1-x)N/(GaN:Si/GaN)周期数为14-15。In x Ga (1-x) N/(GaN: Si/GaN) period number is 14-15.

本发明用GaN/GaN:Si的超晶格层取代传统的不掺杂Si的发光层GaN势垒层,将发光层的阻值降低,使得器件的驱动电压下降,但同时不影响器件的漏电和发光强度。In the present invention, GaN/GaN: Si superlattice layer is used to replace the traditional non-doped Si light-emitting layer GaN barrier layer, which reduces the resistance of the light-emitting layer and reduces the driving voltage of the device, but at the same time does not affect the leakage of the device and luminous intensity.

以下分别说明采用以现有传统方法制备样品1的对比实施例一,和采用本发明生长方法制备样品2的实施例一,再将两种方法得到样品1和样品2进行性能检测比较。The following describes the comparative example 1 of sample 1 prepared by the existing traditional method, and the example 1 of sample 2 prepared by the growth method of the present invention, and then compares the performance of sample 1 and sample 2 obtained by the two methods.

对比实施例一、Comparative example one,

1、在1100-1200℃的氢气气氛下高温处理蓝宝石衬底5-6分钟;1. Treat the sapphire substrate at high temperature for 5-6 minutes in a hydrogen atmosphere at 1100-1200°C;

2、降温至600-650℃下,在蓝宝石衬底上生长厚度为30-40nm的低温缓冲层GaN;2. Lower the temperature to 600-650°C, and grow a low-temperature buffer layer GaN with a thickness of 30-40nm on the sapphire substrate;

3、升高温度到1100-1200℃下,持续生长2-3um的不掺杂GaN;3. Raise the temperature to 1100-1200℃, and continue to grow 2-3um undoped GaN;

4、然后持续生长掺杂Si的N型GaN,Si的掺杂浓度为9E+18-1E+19个/cm3,总厚度控制在2-3μm;4. Then continue to grow N-type GaN doped with Si, the doping concentration of Si is 9E+18-1E+19/cm 3 , and the total thickness is controlled at 2-3μm;

5、周期性生长发光层MQW,低温700-750℃生长掺杂In的3-3.5nm厚度的InxGa(1-x)N(x=0.15-0.25)层,In的掺杂浓度为2E+20-3E+20个/cm3,高温800-850℃生长10-14nm厚度的GaN层,InxGa(1-x)N/GaN周期数为14-15;5. Periodically grow the light-emitting layer MQW, grow an In x Ga (1-x) N (x=0.15-0.25) layer with a thickness of 3-3.5nm doped with In at a low temperature of 700-750°C, and the doping concentration of In is 2E +20-3E+20 pieces/cm 3 , grow a GaN layer with a thickness of 10-14nm at a high temperature of 800-850°C, and the number of In x Ga (1-x) N/GaN cycles is 14-15;

6、再升高温度到950-1000℃持续生长30-40nm厚度的P型AlGaN层,Al的掺杂浓度为2E+20-3E+20个/cm3,Mg的掺杂浓度为5E+19-6E+19个/cm36. Then increase the temperature to 950-1000°C and continue to grow a P-type AlGaN layer with a thickness of 30-40nm. The doping concentration of Al is 2E+20-3E+20/cm 3 , and the doping concentration of Mg is 5E+19 -6E+19 pcs/cm 3 ;

7、再升高温度到930-950℃持续生长100-150nm的掺镁的P型GaN层,Mg的掺杂浓度为1E+19-1E+20个/cm37. Then raise the temperature to 930-950°C and continue to grow a 100-150nm Mg-doped P-type GaN layer, and the Mg doping concentration is 1E+19-1E+20 pieces/cm 3 ;

8、最后降温至700-750℃,保温20-30min,接着炉内冷却,得到样品1。8. Finally, lower the temperature to 700-750°C, keep it warm for 20-30 minutes, and then cool in the furnace to obtain sample 1.

样品1的结构可参见图1所示,其能带图见图3所示。其中,上方曲线为GaN导带能级,中间虚线为GaN费米能级;下方曲线为GaN价带能级,A、B点分别表示GaN层、InGaN层。The structure of sample 1 can be seen in Figure 1, and its energy band diagram is shown in Figure 3. Among them, the upper curve is the GaN conduction band energy level, the middle dotted line is the GaN Fermi level; the lower curve is the GaN valence band energy level, and points A and B represent the GaN layer and the InGaN layer respectively.

实施例一、Embodiment one,

本发明运用VEECO MOCVD来生长高亮度GaN基LED外延片。采用高纯H2或高纯N2或高纯H2和高纯N2的混合气体作为载气,高纯NH3作为N源,金属有机源三甲基镓(TMGa)、三乙基镓(TEGa)作为镓源,三甲基铟(TMIn)作为铟源,N型掺杂剂为硅烷(SiH4),三甲基铝(TMAl)作为铝源,P型掺杂剂为二茂镁(CP2Mg),衬底为(0001)面蓝宝石,反应压力在100mbar到800mbar之间。具体生长方式如下(外延结构请参考图2,第5步能带请参考图4):The invention uses VEECO MOCVD to grow high-brightness GaN-based LED epitaxial wafers. Use high-purity H2 or high-purity N2 or the mixed gas of high-purity H2 and high-purity N2 as carrier gas, high-purity NH3 as N source, metal-organic source trimethylgallium (TMGa), triethylgallium (TEGa) as gallium source, trimethylindium (TMIn) as indium source, N-type dopant as silane (SiH 4 ), trimethylaluminum (TMAl) as aluminum source, and P-type dopant as magnesocene (CP 2 Mg), the substrate is (0001) sapphire, and the reaction pressure is between 100mbar and 800mbar. The specific growth method is as follows (please refer to Figure 2 for the epitaxial structure, and Figure 4 for the energy band in step 5):

1、在1100-1200℃的氢气气氛下高温处理蓝宝石衬底5-6分钟;1. Treat the sapphire substrate at high temperature for 5-6 minutes in a hydrogen atmosphere at 1100-1200°C;

2、降温至600-650℃下,在蓝宝石衬底上生长厚度为30-40nm的低温缓冲层GaN;2. Lower the temperature to 600-650°C, and grow a low-temperature buffer layer GaN with a thickness of 30-40nm on the sapphire substrate;

3、升高温度到1100-1200℃下,持续生长2-3um的不掺杂GaN;3. Raise the temperature to 1100-1200℃, and continue to grow 2-3um undoped GaN;

4、然后持续生长掺杂Si的N型GaN,Si的掺杂浓度为9E+18-1E+19个/cm3,总厚度控制在2-3μm;4. Then continue to grow N-type GaN doped with Si, the doping concentration of Si is 9E+18-1E+19/cm 3 , and the total thickness is controlled at 2-3μm;

5、周期性生长发光层MQW,低温700-750℃生长掺杂In的3-3.5nm厚度的InxGa(1-x)N(x=0.15-0.25)层,In的掺杂浓度为2E+20-3E+20个/cm35. Periodically grow the light-emitting layer MQW, grow an In x Ga (1-x) N (x=0.15-0.25) layer with a thickness of 3-3.5nm doped with In at a low temperature of 700-750°C, and the doping concentration of In is 2E +20-3E+20 pieces/cm 3 ;

高温800-850℃生长10-14nm厚度的GaN:Si/GaN超晶格层:停止通入In离子,升高温度至800-850℃,通入SiH4,反应室内InxGa(1-x)N层上生长GaN:Si层,停止通入SiH4,反应室内GaN:Si层上生长GaN层。Grow GaN with a thickness of 10-14nm at a high temperature of 800-850°C: Si/GaN superlattice layer: Stop feeding In ions, raise the temperature to 800-850°C, feed SiH 4 , In x Ga (1-x ) grow a GaN:Si layer on the N layer, stop feeding SiH 4 , and grow a GaN layer on the GaN:Si layer in the reaction chamber.

反复通入SiH4和停止通入SiH4,GaN层和GaN:Si层相互交错形成GaN:Si/GaN超晶格势垒层;SiH4通入和停止通入的时间比例为6:1-1:6,则生长出的GaN:Si层和GaN层的厚度比例为6:1-1:6,Si的掺杂浓度1E+17-6E+17个/cm3,GaN:Si/GaN超晶格势垒层的周期数为1-7;Repeatedly feed SiH 4 and stop feeding SiH 4 , the GaN layer and GaN: Si layer are interlaced to form a GaN: Si/GaN superlattice barrier layer; the time ratio of SiH 4 feeding and stopping feeding is 6:1- 1:6, the thickness ratio of the grown GaN:Si layer to GaN layer is 6:1-1:6, the doping concentration of Si is 1E+17-6E+17/cm 3 , and the GaN:Si/GaN super The period number of the lattice barrier layer is 1-7;

InxGa(1-x)N/(GaN:Si/GaN)的周期数为14-15;The period number of In x Ga (1-x) N/(GaN: Si/GaN) is 14-15;

6、再升高温度到950-1000℃持续生长30-40nm的P型AlGaN层,Al的掺杂浓度为6. Then raise the temperature to 950-1000°C and continue to grow a P-type AlGaN layer of 30-40nm, the doping concentration of Al is

2E+20-3E+20个/cm3,Mg的掺杂浓度为5E+19-6E+19个/cm32E+20-3E+20 pieces/cm 3 , the doping concentration of Mg is 5E+19-6E+19 pieces/cm 3 ;

7、再升高温度到930-950℃持续生长100-150nm的掺镁的P型GaN层,Mg的掺杂浓度为1E+19-1E+20个/cm37. Then raise the temperature to 930-950°C and continue to grow a 100-150nm Mg-doped P-type GaN layer, and the Mg doping concentration is 1E+19-1E+20 pieces/cm 3 ;

8、最后降温至700-750℃,保温20-30min,接着炉内冷却;得到样品2。8. Finally, lower the temperature to 700-750°C, keep it warm for 20-30 minutes, and then cool in the furnace; sample 2 is obtained.

样品2的结构可参见图2所示,其能带图见图4所示。其中,上方曲线为GaN导带能级,中间虚线为GaN费米能级;下方曲线为GaN价带能级,D、E、F点分别表示GaN层、InGaN层、GaN:Si层;GaN层、GaN:Si层为发光层GaN/GaN:Si超晶格层的双层复合结构。The structure of sample 2 can be seen in Figure 2, and its energy band diagram is shown in Figure 4. Among them, the upper curve is the GaN conduction band energy level, the middle dotted line is the GaN Fermi energy level; the lower curve is the GaN valence band energy level, D, E, and F points represent the GaN layer, InGaN layer, GaN:Si layer respectively; the GaN layer . The GaN:Si layer is a double-layer composite structure of the light-emitting layer GaN/GaN:Si superlattice layer.

参照实施例一的方法,继续生成样品3和样品4,其工艺条件的差别请参见下表1至表3。Referring to the method of Example 1, continue to generate sample 3 and sample 4, and the differences in process conditions are shown in Table 1 to Table 3 below.

表1样品1与样品2生长参数的对比Table 1 Comparison of growth parameters between sample 1 and sample 2

表2样品1与样品3生长参数的对比Table 2 Comparison of growth parameters between sample 1 and sample 3

表3生长参数的对比Table 3 Comparison of growth parameters

样品1和样品2、3、4在相同的前工艺条件下镀ITO层约150nm,相同的条件下镀Cr/Pt/Au电极约200nm,相同的条件下镀保护层SiO2约50nm,然后在相同的条件下将样品研磨切割成762μm*762μm(30mi*30mil)的芯片颗粒,然后在相同位置挑选样品1和样品2、3、4各自150颗晶粒,在相同的封装工艺下,封装成白光LED。然后采用积分球在驱动电流350mA条件下测试样品1和样品2、3、4的光电性能。Sample 1 and samples 2, 3, and 4 were plated with an ITO layer of about 150nm under the same pre-process conditions, with a Cr/Pt/Au electrode of about 200nm under the same conditions, and with a protective layer of SiO 2 about 50nm under the same conditions, and then in Under the same conditions, the sample was ground and cut into chip particles of 762μm*762μm (30mi*30mil), and then 150 grains of each of sample 1 and sample 2, 3, and 4 were selected at the same position, and packaged into White LEDs. Then the photoelectric properties of sample 1 and samples 2, 3, and 4 were tested using an integrating sphere under the condition of a driving current of 350 mA.

参考附图5,样品2、3、4较样品1光效提升效果不明显;参考附图6,样品2、3、4较样品1的漏电情况变化不大;参考附图7,样品2、3、4较样品1的驱动电压下降约0.15-0.2v,效果突出。Referring to attached drawing 5, samples 2, 3, and 4 are not significantly improved compared with sample 1; referring to attached drawing 6, the leakage conditions of samples 2, 3, and 4 have little change compared with sample 1; referring to attached drawing 7, samples 2, The driving voltage of 3 and 4 is about 0.15-0.2v lower than that of sample 1, and the effect is outstanding.

本发明还提供了一种含有超晶格势垒层的LED外延结构,参见图2,在发光层MQW层5中包括InxGa(1-x)N层6和GaN:Si/GaN超晶格势垒层7:The present invention also provides an LED epitaxial structure containing a superlattice barrier layer, referring to FIG. 2 , including an In x Ga (1-x) N layer 6 and a GaN:Si/GaN supercrystal in the light-emitting layer MQW layer 5 Lattice barrier layer 7:

每个GaN:Si/GaN超晶格势垒层7包含1-7个双层组合单元,每个组合单元包含一个GaN:Si层和一个GaN层,GaN:Si层和GaN层的厚度比例为6:1-1:6,Si的掺杂浓度1E+17-6E+17个/cm3Each GaN: Si/GaN superlattice barrier layer 7 contains 1-7 double-layer combination units, each combination unit comprises a GaN: Si layer and a GaN layer, and the thickness ratio of GaN: Si layer and GaN layer is 6:1-1:6, Si doping concentration 1E+17-6E+17/cm 3 ,

在第一个GaN:Si/GaN超晶格势垒层7的双层组合单元中,GaN层位于GaN:Si层之上。In the first GaN:Si/GaN superlattice barrier layer 7 double-layer combination unit, the GaN layer is located on top of the GaN:Si layer.

InxGa(1-x)N/(GaN:Si/GaN)的周期数为14-15。The period number of In x Ga (1-x) N/(GaN:Si/GaN) is 14-15.

优选地,发光层MQW中的InGaN层厚度可为2.5-3nm,GaN:Si/GaN超晶格势垒层7的厚度为11-13nm。Preferably, the thickness of the InGaN layer in the light-emitting layer MQW may be 2.5-3 nm, and the thickness of the GaN:Si/GaN superlattice barrier layer 7 is 11-13 nm.

优选地,在发光层MQW层5之下,从下至上依次包括:Preferably, below the light-emitting layer MQW layer 5, it includes from bottom to top:

衬底1;substrate1;

低温缓冲GaN层2:厚度为30-40nm;Low temperature buffer GaN layer 2: the thickness is 30-40nm;

不掺杂GaN层3:厚度为2-3um;Undoped GaN layer 3: the thickness is 2-3um;

掺Si的GaN层4:Si的掺杂浓度为9E+18-1E+19个/cm3,总厚度控制在2-3μm。Si-doped GaN layer 4: the doping concentration of Si is 9E+18-1E+19/cm 3 , and the total thickness is controlled at 2-3 μm.

优选地,在发光层MQW层5之上,从下至上依次包括:Preferably, on the light-emitting layer MQW layer 5, from bottom to top include:

P型AlGaN层8:厚度为30-40nm,Al的掺杂浓度为2E+20-3E+20个/cm3,Mg的掺杂浓度5E+19-6E+19个/cm3P-type AlGaN layer 8: the thickness is 30-40nm, the doping concentration of Al is 2E+20-3E+20 pieces/cm 3 , the doping concentration of Mg is 5E+19-6E+19 pieces/cm 3 ;

P型GaN层9:厚度为100-150nm,Mg的掺杂浓度为1E+19-1E+20个/cm3P-type GaN layer 9: the thickness is 100-150 nm, and the doping concentration of Mg is 1E+19-1E+20 pieces/cm 3 .

优选地,在每个所述双层组合单元中:GaN:Si层在GaN层之下。Preferably, in each of the double-layer combined units: the GaN:Si layer is under the GaN layer.

以上所述仅为本发明的优选实施例而已,并不用于限制本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. For those skilled in the art, the present invention may have various modifications and changes. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included within the protection scope of the present invention.

Claims (8)

1. the LED structure epitaxial growth method containing superlattices barrier layer, includes processing substrate, low temperature growth buffer successively GaN layer, growth undope GaN layer, growth mix Si GaN layer, growth luminescent layer MQW, growing P-type AlGaN layer, Growth P-type GaN layer step, it is characterised in that
Described luminescent layer MQW includes InxGa(1-x)N shell and GaN:Si/GaN superlattices barrier layer, grow luminescent layer MQW The step of layer is:
It is 750-850 DEG C in temperature, in the reative cell of 200mbar to 400mbar pressure, uses H2And/or N2As carrier gas, It is passed through In ion, NH3With Ga ion, the In of the 3-3.5nm thickness of growth doping InxGa(1-x)N shell, wherein x=0.15-0.25, In doping content 2E20-3E20/cm3,
Wherein, the step of growth GaN:Si/GaN superlattices barrier layer is:
Stopping being passed through In ion, liter high-temperature, to 800-850 DEG C, is passed through SiH4, In in reative cellxGa(1-x)Grow on N shell GaN:Si layer, stops being passed through SiH4, in reative cell, on GaN:Si layer, grow GaN layer;
Repeatedly it is passed through SiH4It is passed through SiH with stopping4, GaN layer and GaN:Si layer interlaced formation GaN:Si/GaN are super brilliant Lattice barrier layer;SiH4It is passed through and stops doping content 1E17-6E17 that time scale is 6:1-1:6, the Si/cm being passed through3, GaN: The periodicity of Si/GaN superlattices barrier layer is 1-7;
InxGa(1-x)N/ (GaN:Si/GaN) periodicity is 14-15.
A kind of LED structure epitaxial growth method containing superlattices barrier layer the most according to claim 1, it is characterised in that Described low temperature growth buffer GaN layer, the growth step of GaN layer that GaN layer, growth mix Si that undopes is:
Low temperature growth buffer GaN layer: in the reative cell of 600-650 DEG C, is the low temperature of 30-40nm at Grown thickness Buffer gan layer;
Grow the GaN layer that undopes: increasing the temperature to 1100-1200 DEG C, continued propagation thickness is the GaN layer that undopes of 2-3um;
The GaN layer of Si is mixed in growth: N-type GaN of continued propagation doping Si, the doping content of Si is 9E18-1E19/cm3, Gross thickness controls in 2-3 μm.
A kind of LED structure epitaxial growth method containing superlattices barrier layer the most according to claim 1, it is characterised in that Growing P-type AlGaN layer, the step of growth P-type GaN layer be:
Growing P-type AlGaN layer: continued propagation thickness is the p-type AlGaN layer of 30-40nm in the reative cell of 930-980 DEG C, The doping content of Al is 2E20-3E20/cm3, the doping content of Mg is 5E19-6E19/cm3
Growth P-type GaN layer: increase the temperature to p-type GaN mixing magnesium that 930-950 DEG C of continued propagation thickness is 100-150nm Layer, the doping content of Mg is 1E19-1E20/cm3
4. the LED epitaxial structure containing superlattices barrier layer, it is characterised in that include In at luminescent layer MQWxGa(1-x)N shell and GaN:Si/GaN superlattices barrier layer:
Each GaN:Si/GaN superlattices barrier layer comprises 1-7 bilayer combination unit, and each assembled unit comprises a GaN: Si layer and a GaN layer, the thickness proportion of GaN:Si layer and GaN layer is doping content 1E17-6E17 of 6:1-1:6, Si Individual/cm3
In the bilayer combination unit of first GaN:Si/GaN superlattices barrier layer, GaN layer is positioned on GaN:Si layer;
InxGa(1-x)The periodicity of N/ (GaN:Si/GaN) is 14-15.
A kind of LED epitaxial structure containing superlattices barrier layer the most according to claim 4, it is characterised in that luminescent layer InGaN layer thickness in MQW be the thickness of 2.5-3nm, GaN:Si/GaN superlattices barrier layer be 11-13nm.
A kind of LED epitaxial structure containing superlattices barrier layer the most according to claim 4, it is characterised in that in luminescence Under layer mqw layer, include the most successively:
Substrate;
Low temperature buffer GaN layer: thickness is 30-40nm;
Undope GaN layer: thickness is 2-3um;
The doping content mixing the GaN layer of Si: Si is 9E18-1E19/cm3, gross thickness controls in 2-3 μm.
A kind of LED epitaxial structure containing superlattices barrier layer the most according to claim 5, it is characterised in that in luminescence On layer mqw layer, include the most successively:
P-type AlGaN layer: thickness be the doping content of 30-40nm, Al be 2E20-3E20/cm3, the doping content of Mg 5E19-6E19/cm3
P-type GaN layer: thickness be the doping content of 100-150nm, Mg be 1E19-1E20/cm3
A kind of LED epitaxial structure containing superlattices barrier layer the most according to claim 5, it is characterised in that each In described bilayer combination unit: GaN:Si layer is under GaN layer.
CN201310574237.6A 2013-11-15 2013-11-15 LED structure epitaxial growth method containing superlattices barrier layer and structure thereof Expired - Fee Related CN103560187B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310574237.6A CN103560187B (en) 2013-11-15 2013-11-15 LED structure epitaxial growth method containing superlattices barrier layer and structure thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310574237.6A CN103560187B (en) 2013-11-15 2013-11-15 LED structure epitaxial growth method containing superlattices barrier layer and structure thereof

Publications (2)

Publication Number Publication Date
CN103560187A CN103560187A (en) 2014-02-05
CN103560187B true CN103560187B (en) 2016-08-17

Family

ID=50014394

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310574237.6A Expired - Fee Related CN103560187B (en) 2013-11-15 2013-11-15 LED structure epitaxial growth method containing superlattices barrier layer and structure thereof

Country Status (1)

Country Link
CN (1) CN103560187B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103996759A (en) * 2014-06-13 2014-08-20 湘能华磊光电股份有限公司 Led epitaxial layer growing method and led epitaxial layer
CN105350074A (en) * 2015-11-03 2016-02-24 湘能华磊光电股份有限公司 Epitaxial growth method for improving LED epitaxial crystal quality
CN105932126A (en) * 2016-05-26 2016-09-07 湘能华磊光电股份有限公司 Epitaxial growth method for improving brightness of light-emitting diode based on active layer
CN107293619B (en) * 2017-06-30 2019-07-02 华灿光电(浙江)有限公司 Light emitting diode epitaxial wafer and manufacturing method thereof
CN108807618A (en) * 2018-04-24 2018-11-13 河源市众拓光电科技有限公司 A kind of GaN base light emitting InGaN/GaN quantum well structures and preparation method thereof
CN109103311A (en) * 2018-09-03 2018-12-28 淮安澳洋顺昌光电技术有限公司 A kind of epitaxial wafer and growing method reducing gallium nitride based LED LED operation voltage
CN109103310A (en) * 2018-09-03 2018-12-28 淮安澳洋顺昌光电技术有限公司 A kind of epitaxial wafer and growing method promoting gallium nitride based LED light emitting diode antistatic effect
CN113161451B (en) * 2021-04-20 2023-02-28 湘能华磊光电股份有限公司 A kind of LED epitaxy structure and growth method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101188264A (en) * 2006-11-22 2008-05-28 夏普株式会社 Nitride semiconductor light emitting device
CN102820392A (en) * 2012-08-31 2012-12-12 华灿光电股份有限公司 Epitaxial wafer of light-emitting diode and manufacturing method thereof
CN102881788A (en) * 2012-09-26 2013-01-16 合肥彩虹蓝光科技有限公司 Epitaxial growth method for improving GaN-based light-emitting diode (LED) quantum well structure to improve carrier recombination efficiency
CN103022290A (en) * 2012-12-19 2013-04-03 湘能华磊光电股份有限公司 Light-emitting diode (LED) epitaxial structure with quaternary InAlGaN and method for preparing same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6005346B2 (en) * 2011-08-12 2016-10-12 シャープ株式会社 Nitride semiconductor light emitting device and manufacturing method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101188264A (en) * 2006-11-22 2008-05-28 夏普株式会社 Nitride semiconductor light emitting device
CN102820392A (en) * 2012-08-31 2012-12-12 华灿光电股份有限公司 Epitaxial wafer of light-emitting diode and manufacturing method thereof
CN102881788A (en) * 2012-09-26 2013-01-16 合肥彩虹蓝光科技有限公司 Epitaxial growth method for improving GaN-based light-emitting diode (LED) quantum well structure to improve carrier recombination efficiency
CN103022290A (en) * 2012-12-19 2013-04-03 湘能华磊光电股份有限公司 Light-emitting diode (LED) epitaxial structure with quaternary InAlGaN and method for preparing same

Also Published As

Publication number Publication date
CN103560187A (en) 2014-02-05

Similar Documents

Publication Publication Date Title
CN103560187B (en) LED structure epitaxial growth method containing superlattices barrier layer and structure thereof
CN103474539B (en) LED structure epitaxial growth method containing superlattice layer and structure thereof
CN105932118B (en) Improve the LED epitaxial growth methods of hole injection
CN104009136B (en) Improve LED outer layer growth method and the LED epitaxial layer of luminous efficiency
CN104157746A (en) Novel quantum well barrier layer LED epitaxial growth method and epitaxial layer
CN106328777B (en) A kind of epitaxial growth method of light emitting diode stress release layer
CN114284406B (en) A kind of preparation method of nitride light-emitting diode
CN108550665A (en) A kind of LED epitaxial structure growing method
CN103594570B (en) The LED structure epitaxial growth method and the structure thereof that contain superlattices barrier layer
CN108598233A (en) A kind of LED outer layer growths method
CN106531855A (en) LED epitaxial structure and growth method therefor
CN103985797B (en) Multi-quantum pit structure and growing method thereof and there is the LED chip of this structure
CN103346219B (en) The growing method of compound multiple quantum well light emitting Rotating fields and LED epitaxial structure
CN103928578A (en) LED epitaxial layer and its growth method and LED chip
CN103943740B (en) Increase LED outer layer growth method and the LED epitaxial layer of luminous efficiency
CN107394018A (en) A kind of LED epitaxial growth methods
CN105932126A (en) Epitaxial growth method for improving brightness of light-emitting diode based on active layer
CN110957403B (en) LED epitaxial structure growth method
CN106328780B (en) The method of light emitting diode substrate epitaxial growth based on AlN templates
CN108574026B (en) A method for growing LED epitaxial electron blocking layer
CN103952684B (en) LED outer layer growth method and LED epitaxial film
CN106374021A (en) LED Epitaxial Growth Method Based on Sapphire Patterned Substrate
CN106684218A (en) LED epitaxial growth method capable of improving light-emitting efficiency
CN103337451B (en) The growth method of electronic barrier layer of epitaxial structure and corresponding epitaxial structure thereof
CN105869994A (en) Growth method for superlattice layer and LED epitaxial structure comprising superlattice layer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
EE01 Entry into force of recordation of patent licensing contract
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20140205

Assignee: SHANDONG MACROLINK NEW ENERGY TECHNOLOGY Co.,Ltd.

Assignor: XIANGNENG HUALEI OPTOELECTRONIC Co.,Ltd.

Contract record no.: 2017370000031

Denomination of invention: Epitaxial growth method for LED structure containing superlattice barrier layer and structure body of LED structure

Granted publication date: 20160817

License type: Common License

Record date: 20170428

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160817