[go: up one dir, main page]

CN103489979A - Method for manufacturing semiconductor light emitting devices - Google Patents

Method for manufacturing semiconductor light emitting devices Download PDF

Info

Publication number
CN103489979A
CN103489979A CN201310414200.7A CN201310414200A CN103489979A CN 103489979 A CN103489979 A CN 103489979A CN 201310414200 A CN201310414200 A CN 201310414200A CN 103489979 A CN103489979 A CN 103489979A
Authority
CN
China
Prior art keywords
epitaxial layer
semiconductor light
substrate
emitting device
light emitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310414200.7A
Other languages
Chinese (zh)
Inventor
朱浩
范振灿
刘国旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shineon Beijing Technology Co Ltd
Original Assignee
Shineon Beijing Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shineon Beijing Technology Co Ltd filed Critical Shineon Beijing Technology Co Ltd
Priority to CN201310414200.7A priority Critical patent/CN103489979A/en
Publication of CN103489979A publication Critical patent/CN103489979A/en
Priority to PCT/CN2014/000838 priority patent/WO2015035736A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0133Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
    • H10H20/01335Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/018Bonding of wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/819Bodies characterised by their shape, e.g. curved or truncated substrates

Landscapes

  • Led Devices (AREA)

Abstract

The invention provides a method for manufacturing semiconductor light emitting devices. Etching technical parameters are changed to enable the dip angle of the side wall of an etched epitaxial layer to be 60-90 degrees, the side wall is almost vertical, and therefore the crack phenomenon of chips in production is avoided, and the productivity is improved.

Description

一种半导体发光器件的制备方法A kind of preparation method of semiconductor light-emitting device

技术领域 technical field

本发明涉及光电器件领域。更具体而言,本发明涉及一种半导体发光器件的制备方法。 The invention relates to the field of optoelectronic devices. More specifically, the present invention relates to a method for manufacturing a semiconductor light emitting device.

背景技术 Background technique

在LED芯片制备工艺中,蓝宝石衬底作为GaN基LED外延生长的主要衬底,其导电性和散热性都比较差。由于蓝宝石衬底导电性差,传统的GaN基LED采用横向结构,导致电流堵塞和发热。而较差的导热性能限制了发光器件的功率。采用激光剥离技术将蓝宝石衬底去除后,将发光二极管做成垂直结构,可以有效解决散热和出光问题。为了提高GaN基LED的光效和功率,提出了激光剥离蓝宝石衬底技术,即在蓝宝石衬底上制备外延层之后,将外延层与支撑基板结合,然后采用激光剥离方法去除蓝宝石衬底,将器件做成垂直结构。在蓝宝石衬底剥离之前通常刻蚀外延生长在蓝宝石衬底上的GaN外延层以产生多个分立的管芯,方便后续的芯片切割工艺,提高生产效率。目前,通常采用感应耦合等离子体( Inductively Coupled Plasma,简称ICP)刻蚀法刻蚀外延层。ICP刻蚀的原理是在交变的电磁场中,气体产生放电现象进入等离子态,等离子垂直作用于基片,并与其反应生成可挥发的气态物质,以达到刻蚀的目的。在ICP工艺中,ICP离子源功率、射频功率、气体流量、腔室压力等参数都会对刻蚀产生影响。但是,现有的ICP工艺参数往往使得等离子体不能垂直作用于基板表面,即刻蚀得到的侧壁倾角远远小于90°,使得在后续的激光剥离工艺中产生裂纹等现象,降低了芯片的性能及生产良率。 In the LED chip manufacturing process, the sapphire substrate is the main substrate for GaN-based LED epitaxial growth, and its conductivity and heat dissipation are relatively poor. Due to the poor conductivity of the sapphire substrate, traditional GaN-based LEDs adopt a lateral structure, resulting in current blockage and heat generation. And poor thermal conductivity limits the power of light emitting devices. After the sapphire substrate is removed by laser lift-off technology, the light-emitting diode is made into a vertical structure, which can effectively solve the problem of heat dissipation and light output. In order to improve the light efficiency and power of GaN-based LEDs, the laser lift-off sapphire substrate technology is proposed, that is, after the epitaxial layer is prepared on the sapphire substrate, the epitaxial layer is combined with the supporting substrate, and then the sapphire substrate is removed by laser lift-off method. The device is made into a vertical structure. Before the sapphire substrate is peeled off, the GaN epitaxial layer epitaxially grown on the sapphire substrate is usually etched to produce multiple discrete dies, which facilitates the subsequent chip cutting process and improves production efficiency. At present, the epitaxial layer is usually etched by an inductively coupled plasma (ICP) etching method. The principle of ICP etching is that in the alternating electromagnetic field, the gas generates a discharge phenomenon and enters the plasma state. The plasma acts vertically on the substrate and reacts with it to generate volatile gaseous substances to achieve the purpose of etching. In the ICP process, parameters such as ICP ion source power, radio frequency power, gas flow rate, and chamber pressure will all affect etching. However, the existing ICP process parameters often prevent the plasma from acting vertically on the substrate surface, that is, the sidewall inclination angle obtained by etching is much smaller than 90°, which causes cracks and other phenomena to occur in the subsequent laser lift-off process and reduces the performance of the chip. and production yield.

发明内容 Contents of the invention

为了解决在芯片生产过程中芯片由于激光剥离产生裂纹导致生产良率低的问题,本发明提出一种半导体发光器件的制备方法,该方法包括在蓝宝石衬底上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层,该方法还包括刻蚀所述外延层至暴露蓝宝石衬底以产生多个分立的管芯,其中刻蚀后的外延层侧壁倾角为60°~90°,该方法还包括将刻蚀后的外延层与支撑基板结合,采用激光剥离方法去除蓝宝石衬底。 In order to solve the problem of low production yield caused by cracks in the chip due to laser lift-off during the chip production process, the present invention proposes a method for preparing a semiconductor light-emitting device, which includes growing a buffer layer and an N-type GaN layer on a sapphire substrate in sequence , an active layer, a P-type GaN layer to form an epitaxial layer, the method also includes etching the epitaxial layer to expose the sapphire substrate to produce a plurality of discrete tube cores, wherein the etched epitaxial layer has a sidewall inclination angle of 60° ~90°, the method also includes combining the etched epitaxial layer with a supporting substrate, and removing the sapphire substrate by using a laser lift-off method.

 优选地,所述外延层侧壁倾角为75°~85°。  Preferably, the inclination angle of the sidewall of the epitaxial layer is 75°-85°. the

优选地,所述刻蚀后的外延层与支撑基板结合的方法为共晶键合或涂胶后固化。 Preferably, the method of bonding the etched epitaxial layer to the support substrate is eutectic bonding or curing after glue application.

优选地,所述管芯之间都保留部分外延层作为隔离带,并且管芯四周的隔离带至少有一处是不相连的。 Preferably, part of the epitaxial layer is reserved between the tube cores as an isolation zone, and at least one of the isolation zones around the tube cores is not connected.

优选地,所述隔离带与相邻管芯边缘之间槽的宽度为1-100微米。 Preferably, the width of the groove between the isolation zone and the edge of the adjacent die is 1-100 microns.

优选地,所述隔离带的宽度为5-100微米。 Preferably, the width of the isolation zone is 5-100 microns.

本发明的有益效果:与现有技术相比,本发明提供一种半导体发光器件的制备方法,该方法通过改变刻蚀的工艺参数,使得刻蚀后的外延层侧壁倾角为60°~90°,接近于垂直,从而产生较少的斜面,更有利于后续的制造工艺,提高了性能及良率。  Beneficial effects of the present invention: Compared with the prior art, the present invention provides a method for preparing a semiconductor light-emitting device. In this method, by changing the etching process parameters, the inclination angle of the side wall of the epitaxial layer after etching is 60°-90° °, close to vertical, resulting in fewer slopes, which is more conducive to the subsequent manufacturing process and improves performance and yield. the

附图说明 Description of drawings

图1a、图1b为外延层刻蚀之后的局部示意图。 1a and 1b are partial schematic diagrams after the epitaxial layer is etched.

图2a-2g为本发明一个实施例的制造过程的示意图。 2a-2g are schematic illustrations of the fabrication process of one embodiment of the present invention.

图3a-3h为本发明另一个实施例的制造过程的示意图。 3a-3h are schematic diagrams of the manufacturing process of another embodiment of the present invention.

图4a-4g为本发明另一个实施例的制造过程的示意图。 4a-4g are schematic diagrams of the manufacturing process of another embodiment of the present invention.

图5a-5h为本发明另一个实施例的制造过程的示意图。 5a-5h are schematic diagrams of the manufacturing process of another embodiment of the present invention.

图中标识说明:管芯1,隔离带2,槽3,蓝宝石衬底100,外延层110,支撑基板120,树脂胶210,辅助基板220,第一临时基板310,第二临时基板320。 The symbols in the figure illustrate: die 1, isolation zone 2, groove 3, sapphire substrate 100, epitaxial layer 110, support substrate 120, resin glue 210, auxiliary substrate 220, first temporary substrate 310, second temporary substrate 320.

具体实施方式 Detailed ways

下面结合附图和实施例对本发明进一步说明。 The present invention will be further described below in conjunction with the accompanying drawings and embodiments.

现有技术中刻蚀后的外延层结构有两种,如图1a和图1b所示。图1a所示每两个相邻的管芯1之间都保留部分外延层作为隔离带2,并且隔离带2是不连续的,隔离带2与相邻的管芯1之间形成有槽3;图1b所示,每两个相邻的管芯1之间直接形成有槽3,无隔离带。 There are two kinds of epitaxial layer structures after etching in the prior art, as shown in FIG. 1a and FIG. 1b. As shown in FIG. 1a, part of the epitaxial layer is reserved between every two adjacent tube cores 1 as an isolation zone 2, and the isolation zone 2 is discontinuous, and a groove 3 is formed between the isolation zone 2 and adjacent tube cores 1. ; As shown in FIG. 1b, a groove 3 is directly formed between every two adjacent tube cores 1 without an isolation zone.

实施例1如图2a所示,在蓝宝石衬底100上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层110。对蓝宝石衬底100进行机械研磨减薄并抛光。如图2b所示,采用ICP刻蚀法刻蚀外延层110,腔室压力设置为700mPa,Cl2、BCl3和Ar气体流量分别为50sccm、10sccm和5sccm,射频功率为200W,离子源功率为500W,将外延层110刻蚀至暴露蓝宝石衬底100,形成多个分立的管芯1,同时每两个相邻的所述管芯1之间都保留部分外延层110作为隔离带2,不同管芯1之间的隔离带2是不连续的,隔离带2的宽度为20微米,与相邻管芯1边缘之间槽3的宽度为10微米,刻蚀后的外延层侧壁倾角为75°。如图2c所示,将刻蚀后的外延层110通过共晶键合的方法与支撑基板120结合。所述支撑基板120为Si、陶瓷、W、Cu、Mo、GaAs、石墨、玻璃中的任意一种。如图2d所示,在支撑基板120的另一侧涂敷树脂胶210,所述树脂胶210在激光剥离过程中起到缓解应力的作用。为了使涂敷上去的树脂胶210平整,如图2e所示,使用透明的辅助基板220如玻璃、蓝宝石将树脂胶210压平,然后采用紫外光将树脂胶210固化,去除辅助基板220。如图2f所示,采用激光剥离的方法去除蓝宝石衬底100。如图2g所示,去除所述树脂胶210。去除残留的隔离带2,采用通用工艺形成P、N电极,完成半导体发光器件的制备。 Embodiment 1 As shown in FIG. 2 a , a buffer layer, an N-type GaN layer, an active layer, and a P-type GaN layer are sequentially grown on a sapphire substrate 100 to form an epitaxial layer 110 . The sapphire substrate 100 is mechanically ground, thinned and polished. As shown in Figure 2b, the epitaxial layer 110 is etched by ICP etching method, the chamber pressure is set to 700mPa, the Cl 2 , BCl 3 and Ar gas flow rates are 50 sccm, 10 sccm and 5 sccm respectively, the radio frequency power is 200W, and the ion source power is 500W, etch the epitaxial layer 110 to expose the sapphire substrate 100 to form a plurality of discrete dies 1, and at the same time keep part of the epitaxial layer 110 as the isolation zone 2 between every two adjacent dies 1, different The isolation zone 2 between the tube cores 1 is discontinuous, the width of the isolation zone 2 is 20 microns, and the width of the groove 3 between the edge of the adjacent tube core 1 is 10 microns, and the inclination angle of the side wall of the epitaxial layer after etching is 75°. As shown in FIG. 2 c , the etched epitaxial layer 110 is combined with the supporting substrate 120 by eutectic bonding. The supporting substrate 120 is any one of Si, ceramics, W, Cu, Mo, GaAs, graphite, and glass. As shown in FIG. 2 d , resin glue 210 is coated on the other side of the support substrate 120 , and the resin glue 210 plays a role in relieving stress during the laser lift-off process. In order to make the coated resin glue 210 flat, as shown in FIG. 2e , use a transparent auxiliary substrate 220 such as glass or sapphire to flatten the resin glue 210, then use ultraviolet light to cure the resin glue 210, and remove the auxiliary substrate 220. As shown in FIG. 2f , the sapphire substrate 100 is removed by laser lift-off. As shown in FIG. 2g, the resin glue 210 is removed. The remaining isolation strip 2 is removed, and the P and N electrodes are formed by using a common process to complete the preparation of the semiconductor light emitting device.

本实施例的外延层侧壁倾角为75°,芯片生产良率有所提高。 In this embodiment, the inclination angle of the side wall of the epitaxial layer is 75°, and the yield rate of chip production is improved.

实施例2如图3a所示,在蓝宝石衬底100上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层110。对蓝宝石衬底100进行机械研磨减薄并抛光。如图3b所示,采用ICP刻蚀法刻蚀外延层110,腔室压力设置为400mPa,Cl2、BCl3和Ar气体流量分别为45sccm、15sccm和5sccm,射频功率为320W,离子源功率为600W,将外延层110刻蚀至暴露蓝宝石衬底100,形成多个分立的管芯1,同时每两个相邻的所述管芯1之间都保留部分外延层110作为隔离带2,不同管芯1之间的隔离带2是不连续的,隔离带2的宽度为40微米,与相邻管芯1边缘之间槽3的宽度为10微米,刻蚀后的外延层侧壁倾角为80°。如图3c所示,在刻蚀后的外延层110上涂敷高温环氧树脂改性胶,与第一临时基板310粘结之后固化。如图3d所示,使用激光剥离的方法去除蓝宝石衬底100,采用248纳米准分子激光,功率550毫瓦。如图3e所示,在剥离面上涂敷改性杂环树脂胶后与第二临时基板320粘结之后固化。如图3f所示,用蜡保护第二临时基板320之后,用氢氟酸加双氧水加硝酸(5:2:2)腐蚀第一临时基板310,采用甲苯在100℃下进行腐蚀该高温环氧树脂改性胶。如图3g所示,将暴露出的外延层键合到支撑基板120上,所述支撑基板120为硅基板。如图3h所示,将支撑基板120用蜡进行保护,用氢氟酸加双氧水加硝酸(5:2:2)腐蚀第二临时基板320,并用硫酸双氧水腐蚀掉改性杂环树脂胶,然后对于得到的N型GaN层表面进行清洗。去除残留的隔离带2,采用通用工艺形成P、N电极,完成半导体发光器件的制备。 Embodiment 2 As shown in FIG. 3 a , a buffer layer, an N-type GaN layer, an active layer, and a P-type GaN layer are sequentially grown on a sapphire substrate 100 to form an epitaxial layer 110 . The sapphire substrate 100 is mechanically ground, thinned and polished. As shown in Figure 3b, the epitaxial layer 110 is etched by ICP etching method, the chamber pressure is set to 400mPa, the Cl 2 , BCl 3 and Ar gas flow rates are 45 sccm, 15 sccm and 5 sccm respectively, the radio frequency power is 320W, and the ion source power is 600W, etch the epitaxial layer 110 to expose the sapphire substrate 100 to form a plurality of discrete dies 1, and at the same time keep part of the epitaxial layer 110 as the isolation zone 2 between every two adjacent dies 1, different The isolation zone 2 between the tube cores 1 is discontinuous, the width of the isolation zone 2 is 40 microns, and the width of the groove 3 between the edge of the adjacent tube core 1 is 10 microns, and the inclination angle of the side wall of the epitaxial layer after etching is 80°. As shown in FIG. 3 c , a high-temperature epoxy resin modified glue is coated on the etched epitaxial layer 110 , bonded to the first temporary substrate 310 and then cured. As shown in FIG. 3 d , the sapphire substrate 100 is removed by using a laser lift-off method, using a 248 nm excimer laser with a power of 550 mW. As shown in FIG. 3 e , the modified heterocyclic resin glue is coated on the peeling surface and then bonded to the second temporary substrate 320 and cured. As shown in Figure 3f, after protecting the second temporary substrate 320 with wax, the first temporary substrate 310 is etched with hydrofluoric acid plus hydrogen peroxide plus nitric acid (5:2:2), and the high temperature epoxy resin is etched at 100°C with toluene. Resin modified glue. As shown in FIG. 3g, the exposed epitaxial layer is bonded to a supporting substrate 120, which is a silicon substrate. As shown in Figure 3h, the supporting substrate 120 is protected with wax, the second temporary substrate 320 is etched with hydrofluoric acid plus hydrogen peroxide plus nitric acid (5:2:2), and the modified heterocyclic resin glue is etched away with sulfuric acid hydrogen peroxide, and then The surface of the obtained N-type GaN layer is cleaned. The remaining isolation strip 2 is removed, and the P and N electrodes are formed by using a common process to complete the preparation of the semiconductor light emitting device.

本实施例的外延层侧壁倾角为80°,芯片生产良率显著提高。 In this embodiment, the inclination angle of the side wall of the epitaxial layer is 80°, and the yield rate of chip production is significantly improved.

实施例3如图4a所示,在蓝宝石衬底100上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层110。对蓝宝石衬底100进行机械研磨减薄并抛光。如图4b所示,采用ICP刻蚀法刻蚀外延层110,腔室压力设置为700mPa,Cl2、BCl3和Ar气体流量分别为50sccm、10sccm和5sccm,射频功率为100W,离子源功率为600W,将外延层110刻蚀至暴露蓝宝石衬底100,形成多个分立的管芯1,同时每两个相邻的所述管芯1之间都保留部分外延层110作为隔离带2,不同管芯1之间的隔离带2是不连续的,隔离带2的宽度为20微米,与相邻管芯1边缘之间槽3的宽度为10微米,刻蚀后的外延层侧壁倾角为60°。如图4c所示,在刻蚀后的外延层110上涂胶后与支撑基板120粘结并固化。所述支撑基板120为Si、陶瓷、W、Cu、Mo、GaAs、石墨、玻璃中的任意一种。如图4d所示,在支撑基板120的另一侧涂敷树脂胶210。所述树脂胶210在激光剥离过程中起到缓解应力的作用。为了使涂敷上去的树脂胶210平整,如图4e所示,使用透明的辅助基板220如玻璃、蓝宝石将树脂胶210压平,然后采用紫外光将树脂胶210固化,去除辅助基板220。如图4f所示,采用激光剥离的方法去除蓝宝石衬底100。如图4g所示,去除所述树脂胶210。去除残留的隔离带2,采用通用工艺形成P、N电极,完成半导体发光器件的制备。 Embodiment 3 As shown in FIG. 4 a , a buffer layer, an N-type GaN layer, an active layer, and a P-type GaN layer are sequentially grown on a sapphire substrate 100 to form an epitaxial layer 110 . The sapphire substrate 100 is mechanically ground, thinned and polished. As shown in Figure 4b, the epitaxial layer 110 is etched by ICP etching method, the chamber pressure is set to 700mPa, the Cl 2 , BCl 3 and Ar gas flow rates are 50 sccm, 10 sccm and 5 sccm respectively, the radio frequency power is 100W, and the ion source power is 600W, etch the epitaxial layer 110 to expose the sapphire substrate 100 to form a plurality of discrete dies 1, and at the same time keep part of the epitaxial layer 110 as the isolation zone 2 between every two adjacent dies 1, different The isolation zone 2 between the tube cores 1 is discontinuous, the width of the isolation zone 2 is 20 microns, and the width of the groove 3 between the edge of the adjacent tube core 1 is 10 microns, and the inclination angle of the side wall of the epitaxial layer after etching is 60°. As shown in FIG. 4 c , glue is coated on the etched epitaxial layer 110 and bonded to the support substrate 120 and cured. The supporting substrate 120 is any one of Si, ceramics, W, Cu, Mo, GaAs, graphite, and glass. As shown in FIG. 4 d , resin glue 210 is coated on the other side of the supporting substrate 120 . The resin glue 210 plays a role in relieving stress during the laser lift-off process. In order to make the coated resin glue 210 flat, as shown in FIG. 4e, use a transparent auxiliary substrate 220 such as glass or sapphire to flatten the resin glue 210, and then use ultraviolet light to cure the resin glue 210, and remove the auxiliary substrate 220. As shown in FIG. 4f, the sapphire substrate 100 is removed by laser lift-off. As shown in FIG. 4g, the resin glue 210 is removed. The remaining isolation strip 2 is removed, and the P and N electrodes are formed by using a common process to complete the preparation of the semiconductor light emitting device.

本实施例的外延层侧壁倾角为60°,芯片生产良率略有提高。 In this embodiment, the inclination angle of the side wall of the epitaxial layer is 60°, and the yield rate of chip production is slightly improved.

实施例4如图5a所示,在蓝宝石衬底100上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层110。对蓝宝石衬底100进行机械研磨减薄并抛光。如图5b所示,采用355nm紫外激光,激光功率为1.2W,频率为120KHz,速率为120mm/s,将外延层110刻蚀至暴露蓝宝石衬底100,形成多个分立的管芯1,同时每两个相邻的所述管芯1之间都保留部分外延层110作为隔离带2,不同管芯1之间的隔离带2是不连续的,隔离带2的宽度为40微米,与相邻管芯1边缘之间槽3的宽度为10微米,刻蚀后的外延层侧壁倾角为90°。如图5c所示,在刻蚀后的外延层110上涂敷高温环氧树脂改性胶,与第一临时基板310粘结之后固化。如图5d所示,使用激光剥离的方法去除蓝宝石衬底100,采用248纳米准分子激光,功率550毫瓦。如图5e所示,在剥离面上沉积TiAu保护层之后与第二临时基板320键合。如图5f所示,用蜡保护第二临时基板320之后,用氢氟酸加双氧水加硝酸(5:2:2)腐蚀第一临时基板310,采用甲苯在100℃下进行腐蚀该高温环氧树脂改性胶。如图5g所示,将暴露出的外延层键合到支撑基板120上,所述支撑基板120为硅基板。如图5h所示,将支撑基板120用蜡进行保护,用氢氟酸加双氧水加硝酸(5:2:2)腐蚀第二临时基板320,并用硫酸双氧水腐蚀掉改性杂环树脂胶,然后对于得到的N型GaN层表面进行清洗。去除残留的隔离带2,采用通用工艺形成P、N电极,完成半导体发光器件的制备。 Embodiment 4 As shown in FIG. 5 a , a buffer layer, an N-type GaN layer, an active layer, and a P-type GaN layer are sequentially grown on a sapphire substrate 100 to form an epitaxial layer 110 . The sapphire substrate 100 is mechanically ground, thinned and polished. As shown in Figure 5b, using a 355nm ultraviolet laser, the laser power is 1.2W, the frequency is 120KHz, and the rate is 120mm/s, the epitaxial layer 110 is etched to expose the sapphire substrate 100, forming a plurality of discrete tube cores 1, and simultaneously Part of the epitaxial layer 110 is reserved between every two adjacent tube cores 1 as the isolation zone 2, and the isolation zone 2 between different tube cores 1 is discontinuous, and the width of the isolation zone 2 is 40 microns, which is the same as that of the corresponding tube core 1. The width of the groove 3 between the edges of the adjacent tube core 1 is 10 microns, and the inclination angle of the side wall of the epitaxial layer after etching is 90°. As shown in FIG. 5 c , a high-temperature epoxy resin modified glue is coated on the etched epitaxial layer 110 , bonded to the first temporary substrate 310 and then cured. As shown in FIG. 5 d , the sapphire substrate 100 is removed by using a laser lift-off method, using a 248 nm excimer laser with a power of 550 mW. As shown in FIG. 5 e , after depositing a TiAu protective layer on the peeled surface, it is bonded to the second temporary substrate 320 . As shown in Figure 5f, after protecting the second temporary substrate 320 with wax, the first temporary substrate 310 is etched with hydrofluoric acid plus hydrogen peroxide plus nitric acid (5:2:2), and the high temperature epoxy is etched at 100°C with toluene. Resin modified glue. As shown in FIG. 5g, the exposed epitaxial layer is bonded to a supporting substrate 120, which is a silicon substrate. As shown in Figure 5h, the supporting substrate 120 is protected with wax, the second temporary substrate 320 is etched with hydrofluoric acid plus hydrogen peroxide plus nitric acid (5:2:2), and the modified heterocyclic resin glue is etched away with sulfuric acid hydrogen peroxide, and then The surface of the obtained N-type GaN layer is cleaned. The remaining isolation strip 2 is removed, and the P and N electrodes are formed by using a common process to complete the preparation of the semiconductor light emitting device.

本实施例的外延层侧壁倾角为90°,芯片生产良率大大提高。 In this embodiment, the inclination angle of the side wall of the epitaxial layer is 90°, and the yield rate of chip production is greatly improved.

以上所述,仅为本发明中的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉该技术的人在本发明所揭露的技术范围内,可轻易想到的变换或替换都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应该以权利要求书的保护范围为准。 The above is only a specific implementation mode in the present invention, but the scope of protection of the present invention is not limited thereto. Anyone who is familiar with the technology can easily think of changes or replacements within the technical scope disclosed in the present invention. Should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention should be determined by the protection scope of the claims.

Claims (6)

1.一种半导体发光器件的制备方法,包括:在蓝宝石衬底上依次生长缓冲层、N型GaN层、活性层、P型GaN层,形成外延层;刻蚀所述外延层至暴露蓝宝石衬底以产生多个分立的管芯;将刻蚀后的外延层与支撑基板结合;采用激光剥离方法去除蓝宝石衬底;其特征在于刻蚀后的外延层侧壁倾角为60°~90°。 1. A method for preparing a semiconductor light-emitting device, comprising: growing a buffer layer, an N-type GaN layer, an active layer, and a P-type GaN layer sequentially on a sapphire substrate to form an epitaxial layer; etching the epitaxial layer to expose the sapphire substrate The bottom to produce a plurality of discrete tube cores; the etched epitaxial layer is combined with the supporting substrate; the sapphire substrate is removed by laser lift-off method; it is characterized in that the etched epitaxial layer has a side wall inclination angle of 60°-90°. 2.根据权利要求1所述的半导体发光器件的制备方法,其特征在于所述外延层侧壁倾角为75°~85°。 2. The method for manufacturing a semiconductor light emitting device according to claim 1, characterized in that the inclination angle of the sidewall of the epitaxial layer is 75°-85°. 3.根据权利要求1所述的半导体发光器件的制备方法,其特征在于所述刻蚀后的外延层与支撑基板结合的方法为共晶键合或涂胶后固化。 3. The method for manufacturing a semiconductor light-emitting device according to claim 1, characterized in that the method of combining the etched epitaxial layer with the support substrate is eutectic bonding or glue coating and then curing. 4.根据权利要求1所述的半导体发光器件的制备方法,其特征在于所述管芯之间都保留部分外延层作为隔离带,并且管芯四周的隔离带至少有一处是不相连的。 4 . The method for manufacturing a semiconductor light emitting device according to claim 1 , wherein a part of the epitaxial layer is reserved as an isolation zone between the tube cores, and at least one of the isolation zones around the tube cores is not connected. 5.根据权利要求4所述的半导体发光器件的制备方法,其特征在于所述隔离带与相邻管芯边缘之间槽的宽度为1-100微米。 5. The method for manufacturing a semiconductor light emitting device according to claim 4, characterized in that the width of the groove between the isolation zone and the edge of the adjacent die is 1-100 microns. 6.根据权利要求4所述的半导体发光器件的制备方法,其特征在于所述隔离带的宽度为5-100微米。 6. The method for manufacturing a semiconductor light emitting device according to claim 4, characterized in that the width of the isolation zone is 5-100 microns.
CN201310414200.7A 2013-09-12 2013-09-12 Method for manufacturing semiconductor light emitting devices Pending CN103489979A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201310414200.7A CN103489979A (en) 2013-09-12 2013-09-12 Method for manufacturing semiconductor light emitting devices
PCT/CN2014/000838 WO2015035736A1 (en) 2013-09-12 2014-09-12 Method for manufacturing semiconductor light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310414200.7A CN103489979A (en) 2013-09-12 2013-09-12 Method for manufacturing semiconductor light emitting devices

Publications (1)

Publication Number Publication Date
CN103489979A true CN103489979A (en) 2014-01-01

Family

ID=49830067

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310414200.7A Pending CN103489979A (en) 2013-09-12 2013-09-12 Method for manufacturing semiconductor light emitting devices

Country Status (2)

Country Link
CN (1) CN103489979A (en)
WO (1) WO2015035736A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014110982A1 (en) * 2013-01-17 2014-07-24 易美芯光(北京)科技有限公司 Laser lift-off-based method for preparing semiconductor light-emitting device
WO2015035736A1 (en) * 2013-09-12 2015-03-19 易美芯光(北京)科技有限公司 Method for manufacturing semiconductor light emitting device
CN105655452A (en) * 2016-01-11 2016-06-08 西安交通大学 Vertically structured LED chip preparation method
CN109148652A (en) * 2018-08-23 2019-01-04 上海天马微电子有限公司 Inorganic light-emitting diode display panel, manufacturing method thereof and display device
WO2020119065A1 (en) * 2018-12-14 2020-06-18 云谷(固安)科技有限公司 Laser lift-off method for semiconductor device
CN115632096A (en) * 2022-10-28 2023-01-20 北京北方华创微电子装备有限公司 Method for manufacturing light emitting device
CN119545996A (en) * 2024-09-25 2025-02-28 南方科技大学 A red light Micro-LED with inclined sidewall and etching method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100682255B1 (en) * 2005-09-27 2007-02-15 엘지전자 주식회사 Manufacturing method of vertical light emitting diode
CN201149873Y (en) * 2007-10-26 2008-11-12 甘志银 High power light-emitting diode chip capable of improving quantum efficiency
CN101542758A (en) * 2007-08-10 2009-09-23 香港应用科技研究院有限公司 Vertical light emitting diode and method for manufacturing vertical light emitting diode by using touch stop layer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101452988B (en) * 2008-12-30 2010-11-17 北京大学 A kind of film type LED preparation method
US20120168714A1 (en) * 2011-01-03 2012-07-05 SemiLEDs Optoelectronics Co., Ltd. Vertical light emitting diode (vled) die and method of fabrication
JP2014517543A (en) * 2011-06-15 2014-07-17 ソウル バイオシス カンパニー リミテッド Semiconductor light emitting device and manufacturing method thereof
US9184344B2 (en) * 2012-01-25 2015-11-10 Invenlux Limited Lighting-emitting device with nanostructured layer and method for fabricating the same
CN103489979A (en) * 2013-09-12 2014-01-01 易美芯光(北京)科技有限公司 Method for manufacturing semiconductor light emitting devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100682255B1 (en) * 2005-09-27 2007-02-15 엘지전자 주식회사 Manufacturing method of vertical light emitting diode
CN101542758A (en) * 2007-08-10 2009-09-23 香港应用科技研究院有限公司 Vertical light emitting diode and method for manufacturing vertical light emitting diode by using touch stop layer
CN201149873Y (en) * 2007-10-26 2008-11-12 甘志银 High power light-emitting diode chip capable of improving quantum efficiency

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014110982A1 (en) * 2013-01-17 2014-07-24 易美芯光(北京)科技有限公司 Laser lift-off-based method for preparing semiconductor light-emitting device
WO2015035736A1 (en) * 2013-09-12 2015-03-19 易美芯光(北京)科技有限公司 Method for manufacturing semiconductor light emitting device
CN105655452A (en) * 2016-01-11 2016-06-08 西安交通大学 Vertically structured LED chip preparation method
CN109148652A (en) * 2018-08-23 2019-01-04 上海天马微电子有限公司 Inorganic light-emitting diode display panel, manufacturing method thereof and display device
WO2020119065A1 (en) * 2018-12-14 2020-06-18 云谷(固安)科技有限公司 Laser lift-off method for semiconductor device
CN115632096A (en) * 2022-10-28 2023-01-20 北京北方华创微电子装备有限公司 Method for manufacturing light emitting device
CN119545996A (en) * 2024-09-25 2025-02-28 南方科技大学 A red light Micro-LED with inclined sidewall and etching method thereof

Also Published As

Publication number Publication date
WO2015035736A1 (en) 2015-03-19

Similar Documents

Publication Publication Date Title
CN102117869B (en) Method for stripping substrate of LED
CN101485000B (en) Light emitting diode with vertical topology and method of manufacturing the same
CN103489979A (en) Method for manufacturing semiconductor light emitting devices
CN103730480B (en) A kind of manufacture method of high drive flip LED thin film chip
US9356188B2 (en) Tensile separation of a semiconducting stack
CN105826434B (en) A kind of production method of diamond heat-sink GaN base LED
CN103943741A (en) Semiconductor light emitting device preparation method based on laser stripping
CN102255010B (en) A kind of manufacturing method of gallium nitride light-emitting diode
CN106340571A (en) Light emitting diode and manufacturing method thereof
CN104576410A (en) Substrate transferring method for power semiconductor device with perpendicular structure
CN107579139B (en) A kind of manufacturing method of vertical structure semiconductor device
CN102683280B (en) Semiconductor Process Method
CN106299040A (en) The manufacture method of a kind of thin film flipped light emitting assembly and thin film flipped light emitting assembly thereof
CN103746046A (en) Large-size patterned substrate chip fabrication method
CN105047769B (en) A kind of light-emitting diodes tube preparation method that substrate desquamation is carried out using wet etching
CN103219437A (en) Preparation method of sapphire pattern substrate
CN102969411B (en) The manufacture method of gallium nitrate based 3D light emitting diode with vertical structure
CN103579478B (en) Make the method for upside-down mounting integrated LED chip level light source module
CN104143593B (en) Making method for forming GaN-based LED with light guide layer on SiC substrate
CN104795472B (en) A kind of preparation method of light emitting semiconductor device
CN210805776U (en) Silicon-based micro LED chip
CN114420800A (en) Deep ultraviolet LED and preparation method thereof
TWI446583B (en) Semiconductor process method
CN106098869A (en) A kind of substrate desquamation method of vertical structure LED
CN111864020A (en) A kind of InGaN pattern substrate template, its preparation method and application in red light Micro-LED chip

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140101