CN103219907B - Five-level inverter - Google Patents
Five-level inverter Download PDFInfo
- Publication number
- CN103219907B CN103219907B CN201310090983.8A CN201310090983A CN103219907B CN 103219907 B CN103219907 B CN 103219907B CN 201310090983 A CN201310090983 A CN 201310090983A CN 103219907 B CN103219907 B CN 103219907B
- Authority
- CN
- China
- Prior art keywords
- node
- diode
- tube
- switch tube
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Inverter Devices (AREA)
Abstract
本发明提供了一种五电平逆变器,其中:第一、二电容串联,第一和第二电容连接点即电容中点;第一与第二开关管、第七与第八开关管分别依次并联在第一、二电容之间;第一、二开关管连接于第三节点,第七、八开关管连接于第四节点;第三、四开关管串联,第五、六开关管串联后再并联,该并联的支路连接在第三节点和电容中点之间,其中第三、五开关管连接于第一节点,第四、六开关管连接于第二节点;第一节点连接到电容中点,第二节点连接到第三节点;第三节点另一端连接滤波器一端,滤波器另一端连接第四节点,第一到第八二极管分别对应于对应并联在第一到第八开关管的两端。本发明能够明显改善常用的五电平电路的损耗,提高逆变器的效率。
The present invention provides a five-level inverter, wherein: the first and second capacitors are connected in series, the connecting point of the first and second capacitors is the middle point of the capacitor; the first and second switching tubes, the seventh and eighth switching tubes They are respectively connected in parallel between the first and second capacitors in turn; the first and second switching tubes are connected to the third node, the seventh and eighth switching tubes are connected to the fourth node; the third and fourth switching tubes are connected in series, and the fifth and sixth switching tubes After being connected in series and then in parallel, the parallel branch is connected between the third node and the midpoint of the capacitor, wherein the third and fifth switching tubes are connected to the first node, and the fourth and sixth switching tubes are connected to the second node; the first node Connected to the midpoint of the capacitor, the second node is connected to the third node; the other end of the third node is connected to one end of the filter, the other end of the filter is connected to the fourth node, and the first to eighth diodes correspond to the corresponding parallel connections in the first to both ends of the eighth switch tube. The invention can obviously improve the loss of the commonly used five-level circuit and improve the efficiency of the inverter.
Description
技术领域technical field
本发明涉及电力电子技术领域,具体地,涉及一种逆变器,尤其是一种五电平逆变器。The present invention relates to the technical field of power electronics, in particular to an inverter, especially a five-level inverter.
背景技术Background technique
随着风能发电、光伏发电、UPS(不间断电源)技术的不断发展,逆变器效率的要求也越来越被重视,因此五电平逆变器便应运而生。With the continuous development of wind power generation, photovoltaic power generation, and UPS (uninterruptible power supply) technology, the requirements for inverter efficiency have been paid more and more attention, so five-level inverters have emerged as the times require.
比如,图1所示的传统五电平逆变器,它能够输出五个电平,与两电平、三电平电路相比具有较低的损耗,同时可以减少输出电流的谐波,减少输出滤波器尺寸。但是当电路输出Vdc、Vdc/2,0,-Vdc/2、-Vdc时,不管电流正负,如图2-4中实线和虚线箭头所示,电流都需要经过三个功率器件,具有较高的导通损耗。For example, the traditional five-level inverter shown in Figure 1, which can output five levels, has lower loss compared with two-level and three-level circuits, and can reduce the harmonics of the output current, reducing Output filter size. However, when the circuit outputs Vdc, Vdc/2, 0, -Vdc/2, -Vdc, no matter whether the current is positive or negative, as shown by the solid line and dotted line arrows in Figure 2-4, the current needs to pass through three power devices, with higher conduction losses.
发明内容Contents of the invention
针对现有技术中的缺陷,本发明的目的是提供一种五电平逆变器,减少导通损耗,提高逆变器的效率。Aiming at the defects in the prior art, the purpose of the present invention is to provide a five-level inverter, which can reduce the conduction loss and improve the efficiency of the inverter.
为实现上述目的,本发明提供一种五电平逆变器,包括:第一电容、第二电容、第一开关管、第二开关管、第三开关管、第四开关管、第五开关管、第六开关管、第七开关管、第八开关管、第一二极管、第二二极管、第三二极管、第四二极管、第五二极管、第六二极管、第七二极管、第八二极管和电感,其中:To achieve the above object, the present invention provides a five-level inverter, comprising: a first capacitor, a second capacitor, a first switch tube, a second switch tube, a third switch tube, a fourth switch tube, and a fifth switch tube tube, the sixth switch tube, the seventh switch tube, the eighth switch tube, the first diode, the second diode, the third diode, the fourth diode, the fifth diode, the sixth two pole tube, the seventh diode, the eighth diode and the inductance, wherein:
所述第一电容和所述第二电容串联,且两者的连接点即电容中点;The first capacitor and the second capacitor are connected in series, and the connection point between the two is the midpoint of the capacitor;
所述第一开关管、所述第二开关管依次并联在所述第一电容和所述第二电容之间;所述第一开关管和所述第一电容连接于第五节点,所述第二开关管和所述第二电容连接于第六节点;所述第一开关管和所述第二开关管连接于第三节点;The first switch tube and the second switch tube are sequentially connected in parallel between the first capacitor and the second capacitor; the first switch tube and the first capacitor are connected to a fifth node, and the The second switch tube and the second capacitor are connected to the sixth node; the first switch tube and the second switch tube are connected to the third node;
所述第七开关管与所述第八开关管串联连接;所述第七开关管连接于所述第五节点,所述第八开关管连接于所述第六节点;所述第七开关管和所述第八开关管连接于第四节点;The seventh switch tube is connected in series with the eighth switch tube; the seventh switch tube is connected to the fifth node, and the eighth switch tube is connected to the sixth node; the seventh switch tube Connecting the eighth switch tube to the fourth node;
所述第三开关管和所述第四开关管串联,所述第五开关管和所述第六开关管串联,这两个串联支路再并联,该并联的支路连接在第三节点和电容中点之间,其中所述第三开关管和所述第五开关管连接于第一节点,所述第四开关管和所述第六开关管连接于第二节点;所述第一节点连接到电容中点,所述第二节点连接到所述第三节点;所述第三节点另一端连接电感一端;The third switching tube is connected in series with the fourth switching tube, the fifth switching tube is connected in series with the sixth switching tube, and the two series branches are connected in parallel, and the parallel branch is connected between the third node and the Between the capacitor midpoints, wherein the third switch tube and the fifth switch tube are connected to the first node, the fourth switch tube and the sixth switch tube are connected to the second node; the first node Connected to the midpoint of the capacitor, the second node is connected to the third node; the other end of the third node is connected to one end of the inductor;
所述电感另一端与负载串联后连接所述第四节点;The other end of the inductor is connected in series with the load and then connected to the fourth node;
所述第一二极管、第二二极管、第三二极管、第四二极管、第五二极管、第六二极管、第七二极管以及第八二极管分别对应于所述第一开关管、第二开关管、第三开关管、第四开关管、第五开关管第六开关管、第七开关管以及第八开关管,并对应并联在各开关管的两端。The first diode, the second diode, the third diode, the fourth diode, the fifth diode, the sixth diode, the seventh diode and the eighth diode are respectively Corresponding to the first switch tube, the second switch tube, the third switch tube, the fourth switch tube, the fifth switch tube, the sixth switch tube, the seventh switch tube and the eighth switch tube, and correspondingly connected in parallel to each switch tube both ends.
优选地,所述第一二极管的阳极连接于第三节点,所述第一二极管的阴极连接于第一电容;所述第二二极管的阴极连接于第三节点,所述第二二极管的阳极连接于第二电容;所述第三二极管的阳极连接于所述第一节点,所述第三二极管的阴极连接于所述第四开关管和所述第四二极管的阴极,所述第四二极管的阳极连接到第二节点;所述第五二极管的阳极连接于所述第六开关管和第六二极管阳极,所述第五二极管的阴极连接于所述第一节点,所述第六二极管的阴极连接于所述第二节点;所述第七二极管的阳极连接于第四节点,所述第七二极管的阴极连接于第五节点;所述第八二极管的阴极连接于第四节点,所述第八二极管的阳极连接于第六节点。Preferably, the anode of the first diode is connected to the third node, the cathode of the first diode is connected to the first capacitor; the cathode of the second diode is connected to the third node, the The anode of the second diode is connected to the second capacitor; the anode of the third diode is connected to the first node, and the cathode of the third diode is connected to the fourth switch tube and the The cathode of the fourth diode, the anode of the fourth diode is connected to the second node; the anode of the fifth diode is connected to the sixth switch tube and the sixth diode anode, the The cathode of the fifth diode is connected to the first node, the cathode of the sixth diode is connected to the second node; the anode of the seventh diode is connected to the fourth node, the first The cathode of the seven diodes is connected to the fifth node; the cathode of the eighth diode is connected to the fourth node, and the anode of the eighth diode is connected to the sixth node.
本发明上述的第一开关管、第二开关管、第七开关管、第八开关管均为IGBT管(绝缘栅双极型晶体管)。The first switch tube, the second switch tube, the seventh switch tube and the eighth switch tube in the present invention are all IGBT tubes (insulated gate bipolar transistors).
本发明上述的第四开关管,第六开关管采用相同种类的开关管;上述的第三开关管,第五开关管采用相同种类的开关管;第四开关管、第六开关管的种类和第三开关管、第五开关管的种类可以相同或者不同。The above-mentioned fourth switching tube and the sixth switching tube of the present invention adopt the same type of switching tube; the above-mentioned third switching tube and the fifth switching tube adopt the same type of switching tube; the types and types of the fourth switching tube and the sixth switching tube are Types of the third switch tube and the fifth switch tube may be the same or different.
本发明所述第三~第六开关管具体可以采用如MOSFET管,PowerMosfet管(功率场效应管),Coolmosfet管,IGBT管等开关管中的任意一种。The third to sixth switch tubes of the present invention can be any one of MOSFET tubes, PowerMosfet tubes (power field effect tubes), Coolmosfet tubes, and IGBT tubes.
优选地,所述第一开关管、第二开关管、第三开关管第五开关管、第七开关管以及第八开关管均为IGBT管(绝缘栅双极型晶体管),其中:所述第一开关管的发射极连接于第三节点,集电极连接于第一电容;所述第二开关管的集电极连接于第三节点,发射极连接于第二电容;所述第三开关管的发射极连接于第一节点,集电极连接于第四开关管;所述第五开关管的发射极连接于第六开关管,集电极连接于第一节点;所述第七开关管的发射极连接于第四节点,集电极连接于第五节点;所述第八开关管的集电极连接于第四节点,发射极连接于第六节点。这六个IGBT管的基极均连接控制信号。Preferably, the first switch tube, the second switch tube, the third switch tube, the fifth switch tube, the seventh switch tube and the eighth switch tube are all IGBT tubes (insulated gate bipolar transistors), wherein: the The emitter of the first switching tube is connected to the third node, and the collector is connected to the first capacitor; the collector of the second switching tube is connected to the third node, and the emitter is connected to the second capacitor; the third switching tube The emitter of the fifth switch tube is connected to the first node, and the collector is connected to the fourth switch tube; the emitter of the fifth switch tube is connected to the sixth switch tube, and the collector is connected to the first node; the emitter of the seventh switch tube The pole is connected to the fourth node, the collector is connected to the fifth node; the collector of the eighth switch tube is connected to the fourth node, and the emitter is connected to the sixth node. The bases of the six IGBT tubes are all connected to the control signal.
优选地,所述第四开关管和第六开关管均采用Coolmosfet管,其中:所述第四开关管的漏极连接于第三开关管的集电极,所述第四开关管的源极连接于第二节点;所述第六开关管的漏极连接于第二节点,所述第六开关管的源极连接于第五开关管的发射极。这两个Coolmosfet管的栅极均连接控制信号。Preferably, both the fourth switch tube and the sixth switch tube are Coolmosfet tubes, wherein: the drain of the fourth switch tube is connected to the collector of the third switch tube, and the source of the fourth switch tube is connected to At the second node; the drain of the sixth switch transistor is connected to the second node, and the source of the sixth switch transistor is connected to the emitter of the fifth switch transistor. The gates of the two Coolmosfet tubes are connected to control signals.
与现有技术相比,本发明具有如下的有益效果:Compared with the prior art, the present invention has the following beneficial effects:
本发明所述的五电平逆变器具有传统五电平的所有优点,但与传统五电平逆变器电路不同,它在输出Vdc,Vdc/2,-Vdc/2,-Vdc时,不管电流正负,电流都只经过两个功率器件,具有较低的导通损耗。在输出0时虽然电流也需要通过三个功率器件,但是新的拓扑通过构造两个并联回路来减少导通损耗;同时通过IGBT和Coolmosfet的混合结构适应风电、光伏等具有功率波动性的系统。在功率大小的场合均能达到优化系统效率的目的。总的来说,它能够明显改善常用的五电平电路的损耗,提高逆变器的效率,尤其是风能发电、光伏发电等新能源发电系统。The five-level inverter of the present invention has all the advantages of the traditional five-level inverter, but it is different from the traditional five-level inverter circuit. When it outputs Vdc, Vdc/2, -Vdc/2, -Vdc, No matter the current is positive or negative, the current only passes through two power devices, which has low conduction loss. Although the current needs to pass through three power devices when the output is 0, the new topology reduces the conduction loss by constructing two parallel circuits; at the same time, it adapts to wind power, photovoltaic and other systems with power fluctuations through the hybrid structure of IGBT and Coolmosfet. The purpose of optimizing system efficiency can be achieved in all occasions of power. In general, it can significantly improve the loss of commonly used five-level circuits and improve the efficiency of inverters, especially for new energy power generation systems such as wind power generation and photovoltaic power generation.
附图说明Description of drawings
通过阅读参照以下附图对非限制性实施例所作的详细描述,本发明的其它特征、目的和优点将会变得更明显:Other characteristics, objects and advantages of the present invention will become more apparent by reading the detailed description of non-limiting embodiments made with reference to the following drawings:
图1为传统五电平逆变器电路图;Figure 1 is a circuit diagram of a traditional five-level inverter;
图2-图4为传统五电平逆变器的电流路径图;Figures 2 to 4 are current path diagrams of traditional five-level inverters;
图5为本发明一实施例五电平逆变器电路图;5 is a circuit diagram of a five-level inverter according to an embodiment of the present invention;
图6-图8为本发明一实施例五电平逆变器的正半周等效电路图;6-8 are positive half cycle equivalent circuit diagrams of a five-level inverter according to an embodiment of the present invention;
图9-图11为本发明一实施例五电平逆变器的负半周等效电路图。9-11 are equivalent circuit diagrams of the negative half cycle of the five-level inverter according to an embodiment of the present invention.
具体实施方式Detailed ways
下面结合具体实施例对本发明进行详细说明。以下实施例将有助于本领域的技术人员进一步理解本发明,但不以任何形式限制本发明。应当指出的是,对本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变形和改进。这些都属于本发明的保护范围。The present invention will be described in detail below in conjunction with specific embodiments. The following examples will help those skilled in the art to further understand the present invention, but do not limit the present invention in any form. It should be noted that those skilled in the art can make several modifications and improvements without departing from the concept of the present invention. These all belong to the protection scope of the present invention.
如图5所示,本发明实施例提供一种五电平逆变器,包括:第一电容C1、第二电容C2、第一开关管T1、第二开关管T2、第三开关管T3、第四开关管T4、第五开关管T5、第六开关管T6、、第七开关管T7、第八开关管T8、第一二极管D1、第二二极管D2、第三二极管D3、第四二极管D4、第五二极管D5、第六二极管D6、第七二极管D7、第八二极管D8、电感L和电网Grid(或者其它负载),其中:As shown in FIG. 5 , an embodiment of the present invention provides a five-level inverter, including: a first capacitor C1, a second capacitor C2, a first switching tube T1, a second switching tube T2, a third switching tube T3, The fourth switching tube T4, the fifth switching tube T5, the sixth switching tube T6, the seventh switching tube T7, the eighth switching tube T8, the first diode D1, the second diode D2, the third diode D3, the fourth diode D4, the fifth diode D5, the sixth diode D6, the seventh diode D7, the eighth diode D8, the inductance L and the grid Grid (or other loads), wherein:
所述第一电容C1和所述第二电容C2串联,所述第一电容C1和所述第二电容C2连接点即电容中点O;The first capacitor C1 and the second capacitor C2 are connected in series, and the connection point between the first capacitor C1 and the second capacitor C2 is the capacitor midpoint O;
所述第一开关管T1、所述第二开关管T2依次串联在所述第一电容C1和所述第二电容C2之间;所述第一开关管T1和所述第一电容C1连接于第五节点O5,所述第二开关管T2和所述第二电容C2连接于第六节点O6;所述第一开关管T1和所述第二开关管T2连接于第三节点O3;The first switching tube T1 and the second switching tube T2 are sequentially connected in series between the first capacitor C1 and the second capacitor C2; the first switching tube T1 and the first capacitor C1 are connected to The fifth node O5, the second switching tube T2 and the second capacitor C2 are connected to the sixth node O6; the first switching tube T1 and the second switching tube T2 are connected to the third node O3;
所述第七开关管T7和所述第八开关管T8串联连接,所述第七开关管T7连接于所述第五节点O5,所述第八开关管T8连接于所述第六节点O6;所述第七开关管T7和所述第八开关管T8连接于第四节点O4;The seventh switching tube T7 and the eighth switching tube T8 are connected in series, the seventh switching tube T7 is connected to the fifth node O5, and the eighth switching tube T8 is connected to the sixth node O6; The seventh switch tube T7 and the eighth switch tube T8 are connected to the fourth node O4;
所述第三开关管T3和所述第四开关管T4串联,所述第五开关管T5和所述第六开关管T6串联,这两个串联支路再并联,该并联支路连接在第三节点O3和电容中点O之间,其中所述第三开关管T3和所述第五开关管T5连接于第一节点O1,所述第四开关管T4和所述第六开关管T6连接于第二节点O2;所述第一节点O1连接到电容中点O,所述第二节点O2连接到所述第三节点O3;所述第三节点O3另一端连接所述电感L的一端;The third switching tube T3 is connected in series with the fourth switching tube T4, the fifth switching tube T5 is connected in series with the sixth switching tube T6, and the two series branches are connected in parallel, and the parallel branch is connected to the first Between the three nodes O3 and the capacitor midpoint O, wherein the third switching tube T3 and the fifth switching tube T5 are connected to the first node O1, and the fourth switching tube T4 is connected to the sixth switching tube T6 at the second node O2; the first node O1 is connected to the capacitor midpoint O, and the second node O2 is connected to the third node O3; the other end of the third node O3 is connected to one end of the inductor L;
所述电感L的另一端与所述电网Grid串联后连接所述第四节点O4;The other end of the inductance L is connected in series with the grid Grid to the fourth node O4;
所述第一二极管D1、第二二极管D2、第三二极管D3、第四二极管D4、第五二极管D5、第六二极管D6、第七二极管D7以及第八二极管D8分别对应于所述第一开关管T1、第二开关管T2、第三开关管T3、第四开关管T4、第五开关管T5、第六开关管T6、第七开关管T7以及第八开关管T8,并对应并联在各开关管的两端;The first diode D1, the second diode D2, the third diode D3, the fourth diode D4, the fifth diode D5, the sixth diode D6, and the seventh diode D7 And the eighth diode D8 respectively corresponds to the first switching tube T1, the second switching tube T2, the third switching tube T3, the fourth switching tube T4, the fifth switching tube T5, the sixth switching tube T6, the seventh switching tube The switch tube T7 and the eighth switch tube T8 are correspondingly connected in parallel at both ends of each switch tube;
所述第一二极管D1的阳极连接于第三节点O3,所述第一二极管D1的阴极连接于第一电容C1;所述第二二极管D2的阴极连接于第三节点O3,所述第二二极管D2的阳极连接于第二电容C2;所述第三二极管D3的阳极连接于所述第一节点O1,所述第三二极管D3的阴极连接于所述第四开关管T4和所述第四二极管D4的阴极,所述第四二极管D4的阳极连接到第二节点O2;所述第五二极管D5的阳极连接于所述第六开关管T6和第六二极管D6阳极,所述第五二极管D5的阴极连接于所述第一节点O1,所述第六二极管D6的阴极连接于所述第二节点O2;所述第七二极管D7的阳极连接于第四节点O4,所述第七二极管D7的阴极连接于第五节点O5;所述第八二极管D8的阴极连接于第四节点O4,所述第八二极管D8的阳极连接于第六节点O6。The anode of the first diode D1 is connected to the third node O3, the cathode of the first diode D1 is connected to the first capacitor C1; the cathode of the second diode D2 is connected to the third node O3 , the anode of the second diode D2 is connected to the second capacitor C2; the anode of the third diode D3 is connected to the first node O1, and the cathode of the third diode D3 is connected to the The fourth switching tube T4 and the cathode of the fourth diode D4, the anode of the fourth diode D4 is connected to the second node O2; the anode of the fifth diode D5 is connected to the first Six switch tubes T6 and the anode of the sixth diode D6, the cathode of the fifth diode D5 is connected to the first node O1, and the cathode of the sixth diode D6 is connected to the second node O2 ; The anode of the seventh diode D7 is connected to the fourth node O4, the cathode of the seventh diode D7 is connected to the fifth node O5; the cathode of the eighth diode D8 is connected to the fourth node O4, the anode of the eighth diode D8 is connected to the sixth node O6.
所述第一开关管T1、第二开关管T2、第三开关管T3、第五开关管T5、第七开关管T7以及第八开关管T8均为IGBT管(绝缘栅双极型晶体管),其中:所述第一开关管T1的发射极连接于第三节点O3,集电极连接于第一电容C1;所述第二开关管T2的集电极连接于第三节点O3,发射极连接于第二电容C2;所述第三开关管T3的发射极连接于第一节点O1,集电极连接于第四开关管T4;所述第五开关管T5的发射极连接于第六开关管T6,集电极连接于第一节点O1;所述第七开关管T7的发射极连接于第四节点O4,集电极连接于第五节点O5;所述第八开关管T8的集电极连接于第四节点O4,发射极连接于第六节点O6。这六个IGBT管的基极均连接控制信号。The first switching tube T1, the second switching tube T2, the third switching tube T3, the fifth switching tube T5, the seventh switching tube T7 and the eighth switching tube T8 are all IGBT tubes (insulated gate bipolar transistors), Wherein: the emitter of the first switching tube T1 is connected to the third node O3, and the collector is connected to the first capacitor C1; the collector of the second switching tube T2 is connected to the third node O3, and the emitter is connected to the first capacitor C1. Two capacitors C2; the emitter of the third switching tube T3 is connected to the first node O1, and the collector is connected to the fourth switching tube T4; the emitter of the fifth switching tube T5 is connected to the sixth switching tube T6, and the collector is connected to the fourth switching tube T4. The electrode is connected to the first node O1; the emitter of the seventh switching tube T7 is connected to the fourth node O4, and the collector is connected to the fifth node O5; the collector of the eighth switching tube T8 is connected to the fourth node O4 , the emitter is connected to the sixth node O6. The bases of the six IGBT tubes are all connected to the control signal.
所述第四开关管T4和第六开关管T6均采用Coolmosfet管,其中:所述第四开关管T4的漏极连接于第三开关管T3的集电极,所述第四开关管T4的源极连接于第二节点O2;所述第六开关管T6的漏极连接于第二节点O2,所述第六开关管T6的源极连接于第五开关管T5的发射极。这两个Coolmosfet管的栅极均连接控制信号。The fourth switching tube T4 and the sixth switching tube T6 both adopt Coolmosfet tubes, wherein: the drain of the fourth switching tube T4 is connected to the collector of the third switching tube T3, and the source of the fourth switching tube T4 The drain of the sixth switching transistor T6 is connected to the second node O2, and the source of the sixth switching transistor T6 is connected to the emitter of the fifth switching transistor T5. The gates of the two Coolmosfet tubes are connected to control signals.
如图6-8所示,在正半周时,电路可以输出0、Vdc/2和Vdc,当打开第一和第八开关管T1,T8而关闭其它开关管时,电路输出Vdc。此时,如果电流方向为正,则如图6中的实线箭头所示,电流经过第一开关管T1、第八开关管T8流向负载。当电流方向为负如另一箭头所示时,电流则经过第八二极管D8和第一二极管D1回到正母线。As shown in Figure 6-8, in the positive half cycle, the circuit can output 0, Vdc/2 and Vdc, when the first and eighth switching tubes T1 and T8 are turned on and the other switching tubes are turned off, the circuit outputs Vdc. At this time, if the direction of the current is positive, as shown by the solid arrow in FIG. 6 , the current flows to the load through the first switching transistor T1 and the eighth switching transistor T8 . When the current direction is negative as shown by another arrow, the current returns to the positive bus through the eighth diode D8 and the first diode D1.
当打开开关管T3,T4,T5,T6,T8而关闭其它开关管时,电路输出Vdc/2。此时,如果电流方向为正,则如图7中的实线箭头所示,电流经过第三二极管D3和第四开关管T4、第八开关管流向负载,同时电流经第五开关管T5和第六二极管D6并联回路、经过第八开关管T8流到负载侧。当电流方向为负如另一箭头所示时,电流则经过第八二极管、第四二极管D4和第三开关管T3、以及第八二极管、第六开关管T6和第五二极管D5并联回路回到电容中点O。When the switch tubes T3, T4, T5, T6, T8 are turned on and other switch tubes are turned off, the circuit outputs Vdc/2. At this time, if the current direction is positive, as shown by the solid arrow in Figure 7, the current flows to the load through the third diode D3, the fourth switching tube T4, and the eighth switching tube, and at the same time, the current flows through the fifth switching tube T5 and the sixth diode D6 are connected in parallel, and flow to the load side through the eighth switch tube T8. When the current direction is negative as shown by another arrow, the current passes through the eighth diode, the fourth diode D4 and the third switching tube T3, and the eighth diode, the sixth switching tube T6 and the fifth switching tube T6. The diode D5 is connected in parallel to return to the midpoint O of the capacitor.
而当打开第二开关管T2、第八开关管T8时,电路输出0。电流为正时,电流流经D2、负载、T8构成回路;电流为负时,电流经过D8、负载、T2构成回路。如图8所示。And when the second switching tube T2 and the eighth switching tube T8 are turned on, the circuit outputs 0. When the current is positive, the current flows through D2, the load, and T8 to form a loop; when the current is negative, the current flows through D8, the load, and T2 to form a loop. As shown in Figure 8.
如图9-11所示,同理可以分析负半周情况,在负半周时,电路可以输出0、-Vdc/2和-Vdc,当打开第二和第七开关管T2,T7而关闭其它开关管时,电路输出-Vdc。此时,如果电流方向为正,则如图9中的实线箭头所示,电流则经过第七二极管D7和第二二极管D2回到正母线。如果电流方向为负,电流经过第七开关管T7、负载、第二开关管T2到负母线。As shown in Figure 9-11, the negative half cycle can be analyzed in the same way. In the negative half cycle, the circuit can output 0, -Vdc/2 and -Vdc. When the second and seventh switching tubes T2 and T7 are turned on, other switches are turned off. When the tube is in use, the circuit outputs -Vdc. At this time, if the current direction is positive, as shown by the solid arrow in FIG. 9 , the current returns to the positive bus through the seventh diode D7 and the second diode D2. If the current direction is negative, the current passes through the seventh switching tube T7, the load, and the second switching tube T2 to the negative bus.
当打开第三开关管T3,第四开关管T4,第五开关管T5,第六开关管T6,第八开关管T8而关闭其它开关管时,电路输出Vdc/2。此时,如果电流方向为正,则如图10中的实线箭头所示,电流经过第三二极管D3和第四开关管T4、负载和第八开关管T8构成回路。同时电流经第五开关管T5和第六二极管D6、负载以及第八开关管T8构成并联回路。当电流方向为负如另一箭头所示时,电流则经过第八二极管D8、第四二极管D4和第三开关管T3、以及第八二极管D8、第六开关管T6和第五二极管D5并联回路回到电容中点O。When the third switching tube T3, the fourth switching tube T4, the fifth switching tube T5, the sixth switching tube T6 and the eighth switching tube T8 are turned on and other switching tubes are turned off, the circuit outputs Vdc/2. At this time, if the current direction is positive, as shown by the solid arrow in FIG. 10 , the current passes through the third diode D3 and the fourth switching transistor T4 , the load and the eighth switching transistor T8 to form a loop. At the same time, the current passes through the fifth switch tube T5, the sixth diode D6, the load and the eighth switch tube T8 to form a parallel circuit. When the current direction is negative as shown by another arrow, the current passes through the eighth diode D8, the fourth diode D4 and the third switching tube T3, and the eighth diode D8, the sixth switching tube T6 and The fifth diode D5 is connected in parallel to return to the midpoint O of the capacitor.
而当打开第一开关管T1、第七开关管T7时,电路输出0。电流为正时,电流流经第一开关管T1、负载、第七二极管D7构成回路;电流为负时,电流经过第七开关管T7、负载、第一二极管D1构成回路,如图11所示。And when the first switching tube T1 and the seventh switching tube T7 are turned on, the circuit outputs 0. When the current is positive, the current flows through the first switching tube T1, the load, and the seventh diode D7 to form a loop; when the current is negative, the current flows through the seventh switching tube T7, the load, and the first diode D1 to form a loop, such as Figure 11 shows.
应当理解的是,上述实施例结构中的各个开关管有多种选择,列举如下3种:中间开关管T3,T4,T5,T6全部采用CoolMosfet,或全部采用IGBT,或全部采用MOSFET形式。同样的开关管T1,T2,T7,T8也可以采用MOSFET或者Coolmosfet等形式,此处不再一一列举,其实现原理与上述优选实施例相同或者类似。It should be understood that there are multiple options for each switch tube in the structure of the above embodiment, and the following three types are listed: the intermediate switch tubes T3, T4, T5, and T6 all adopt CoolMosfet, or all adopt IGBT, or all adopt the form of MOSFET. The same switch tubes T1 , T2 , T7 , T8 can also be in the form of MOSFET or Coolmosfet, etc., which are not listed here one by one, and their implementation principles are the same or similar to those of the above-mentioned preferred embodiment.
以上对本发明的具体实施例进行了描述。需要理解的是,本发明并不局限于上述特定实施方式,本领域技术人员可以在权利要求的范围内做出各种变形或修改,这并不影响本发明的实质内容。Specific embodiments of the present invention have been described above. It should be understood that the present invention is not limited to the specific embodiments described above, and those skilled in the art may make various changes or modifications within the scope of the claims, which do not affect the essence of the present invention.
Claims (7)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310090983.8A CN103219907B (en) | 2013-03-20 | 2013-03-20 | Five-level inverter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310090983.8A CN103219907B (en) | 2013-03-20 | 2013-03-20 | Five-level inverter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103219907A CN103219907A (en) | 2013-07-24 |
| CN103219907B true CN103219907B (en) | 2015-04-22 |
Family
ID=48817465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310090983.8A Active CN103219907B (en) | 2013-03-20 | 2013-03-20 | Five-level inverter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103219907B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103684019A (en) * | 2013-12-16 | 2014-03-26 | 上海交通大学无锡研究院 | Five-level inverter and control method thereof |
| CN103731057A (en) * | 2013-12-26 | 2014-04-16 | 安徽巨日华电新能源有限公司 | T-shaped three-level inverter |
| CN108092536A (en) * | 2017-12-27 | 2018-05-29 | 南京工程学院 | A kind of five flat current transformer of device mixed type active clamper |
| CN110880864B (en) * | 2019-12-13 | 2021-07-06 | 三峡大学 | Single-phase five-level power factor correction circuit based on hybrid H-bridge |
| CN111030440B (en) * | 2019-12-13 | 2021-05-04 | 三峡大学 | Single-phase two-tube five-level rectifier based on hybrid H-bridge |
| CN111082680B (en) * | 2019-12-13 | 2021-05-04 | 三峡大学 | Single-phase five-level rectifier based on T-type structure |
| CN111030441B (en) * | 2019-12-13 | 2021-06-04 | 三峡大学 | Single-phase power factor correction circuit based on three-tube five-level topology |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102843056A (en) * | 2012-09-07 | 2012-12-26 | 阳光电源股份有限公司 | Single-phase five-level inverter |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4661256B2 (en) * | 2005-02-15 | 2011-03-30 | 富士電機ホールディングス株式会社 | Power converter |
| TWI479794B (en) * | 2011-08-04 | 2015-04-01 | Ablerex Electonic Co Ltd | Fifth-order dc to ac power circuit |
-
2013
- 2013-03-20 CN CN201310090983.8A patent/CN103219907B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102843056A (en) * | 2012-09-07 | 2012-12-26 | 阳光电源股份有限公司 | Single-phase five-level inverter |
Non-Patent Citations (1)
| Title |
|---|
| 新型五电平逆变器及其控制研究;王成智等;《通信电源技术》;20050425;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103219907A (en) | 2013-07-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103219907B (en) | Five-level inverter | |
| CN206272519U (en) | A kind of multilevel inverter | |
| CN104638971B (en) | A kind of photovoltaic combining inverter and its control method | |
| CN101902143A (en) | Capacitor-clamped three-level dual-buck half-bridge inverter | |
| WO2017076366A1 (en) | Five-voltage level inverter topology circuit, and three-phase and five-voltage level inverter topology circuit | |
| CN103490656B (en) | Based on the carrier modulating method of four electrical level inverter topological structures of H bridge | |
| CN105099249B (en) | High reliability dual input inverter | |
| CN106301042A (en) | A kind of seven electrical level inverters | |
| WO2017028776A1 (en) | High-voltage-gain five-level inverter topological circuit | |
| CN102820801A (en) | Multi-level inverter and control method thereof | |
| CN103259442B (en) | A kind of High-gain current type inverter | |
| CN203193538U (en) | Three-level inverter for new energy | |
| CN106451533A (en) | Quasi single-stage transformerless grid-connected inverter and control circuit thereof | |
| WO2018171769A1 (en) | Z-source network active neutral point clamped five-level photovoltaic grid-connected inverter system | |
| CN108631639A (en) | Two-way DC-AC translation circuits for energy storage inverter | |
| CN208539800U (en) | Single-phase 11 electrical level inverter | |
| CN106505902A (en) | LCC/VSC DC interconnection transformer | |
| CN104734550B (en) | A kind of multi input half-bridge combining inverter | |
| CN103701344A (en) | Three-level inverter and control method thereof | |
| CN102769399B (en) | Single-phase half-bridge three-level inverter circuit and inverter | |
| CN106208131B (en) | Multilevel converter topology for new energy access and active distribution network | |
| CN106026727A (en) | Single-phase photovoltaic power generation converter topology | |
| CN206533189U (en) | A kind of translation circuit and a kind of uninterrupted power source | |
| CN103684019A (en) | Five-level inverter and control method thereof | |
| CN103997242A (en) | Improved anti-phase laminated carrier wave modulation method for Z-source tri-level inverter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180710 Address after: 201600 czechosen Road, Songjiang District, Shanghai, No. 68 Patentee after: Shanghai strong pine Aeronautical Technology Co., Ltd. Address before: 200240 No. 800, Dongchuan Road, Shanghai, Minhang District Patentee before: Shanghai Jiao Tong University |
|
| TR01 | Transfer of patent right |