[go: up one dir, main page]

CN102708083B - Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface - Google Patents

Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface Download PDF

Info

Publication number
CN102708083B
CN102708083B CN201210148525.0A CN201210148525A CN102708083B CN 102708083 B CN102708083 B CN 102708083B CN 201210148525 A CN201210148525 A CN 201210148525A CN 102708083 B CN102708083 B CN 102708083B
Authority
CN
China
Prior art keywords
pci
interface
address
data
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201210148525.0A
Other languages
Chinese (zh)
Other versions
CN102708083A (en
Inventor
林明政
简楷桐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KUNSHAN SANTAI NEW ELECTRONIC TECHNOLOGY Co Ltd
Original Assignee
KUNSHAN SANTAI NEW ELECTRONIC TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KUNSHAN SANTAI NEW ELECTRONIC TECHNOLOGY Co Ltd filed Critical KUNSHAN SANTAI NEW ELECTRONIC TECHNOLOGY Co Ltd
Priority to CN201210148525.0A priority Critical patent/CN102708083B/en
Publication of CN102708083A publication Critical patent/CN102708083A/en
Application granted granted Critical
Publication of CN102708083B publication Critical patent/CN102708083B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Bus Control (AREA)

Abstract

本发明为一种可分配低阶输入输出端口其接口地址的PCI接口装置,其包含有一寻址电路、一连接至该寻址电路及一PCI界面端口的PCI控制器及一连接至该PCI控制器及一设备接口端口的设备控制器;其中该寻址电路设定有一接口地址,由该PCI控制器将来自该设备接口端口控制器的一数据加入该接口地址以PCI收发程序传送至一PCI界面端口,并且自该PCI界面端口上接收标示有上述接口地址的数据,再将数据取出后传送至该设备控制器,由设备控制器转换对应的设备接口端口用数据至该设备接口端口;藉此,使本发明能使用低阶输入输出端口的接口地址进行数据的传输。

The present invention is a PCI interface device capable of distributing the interface addresses of low-level input and output ports, which includes an addressing circuit, a PCI controller connected to the addressing circuit and a PCI interface port, and a PCI controller connected to the PCI controller. Device and a device controller of a device interface port; wherein the addressing circuit sets an interface address, and the PCI controller adds a data from the device interface port controller to the interface address and transmits it to a PCI with a PCI transceiver program interface port, and receive the data marked with the above-mentioned interface address from the PCI interface port, then take the data out and send it to the device controller, and the device controller converts the corresponding device interface port data to the device interface port; Therefore, the present invention can use the interface address of the low-order input and output ports for data transmission.

Description

可分配低阶输入输出端口其接口地址的PCI接口装置A PCI interface device that can assign the interface address of the low-level input and output ports

技术领域 technical field

本发明为一种计算机接口装置,尤指一种可分配低阶输入输出端口其接口地址的PCI接口装置。The invention relates to a computer interface device, especially a PCI interface device capable of allocating the interface addresses of low-order input and output ports.

背景技术 Background technique

在传统的微电脑系统中,是透过输入设备与输出设备与使用者进行沟通;其中上述输入设备比较常见的有鼠标或键盘;而在输出设备方面则是有屏幕显示器、喇叭或打印机;但,无论是输入设备或输出设备至少都会透过一个计算机接口与上述微电脑系统联系,这些接口被称之为「端口」(Port)﹔一般在微电脑系统中是透过该端口取得该输入设备的数据或是将数据送给该输出设备;又对于一般常用的输入设备与输出设备来说,早期AT/286/386/486微电脑系统均定义并内建有相对应该端口的接口地址,请参照下表所示:In a traditional microcomputer system, it communicates with users through input devices and output devices; among them, the above-mentioned input devices are more common with a mouse or a keyboard; and in terms of output devices, there are screen monitors, speakers or printers; however, Whether it is an input device or an output device, at least one computer interface will be in contact with the above-mentioned microcomputer system. These interfaces are called "ports" (Port); It is to send the data to the output device; and for the commonly used input devices and output devices, the early AT/286/386/486 microcomputer systems all defined and built-in the interface address corresponding to the port, please refer to the table below Show:

  000~01F 000~01F   1号DMA控制器(8237) No. 1 DMA controller (8237)   200~207 200~207   GAME I/O GAME I/O   020~03F 020~03F   1号中断控制器(8259A) No. 1 interrupt controller (8259A)   278~27F 278~27F   LPT2 LPT2   022~012 022~012   CHIPSET Control Registers.I/O port. CHIPSET Control Registers.I/O port.   2B0~2DF 2B0~2DF   GRAPHICS Adapter Controller GRAPHICS Adapter Controller   040~05F 040~05F   定时器(8254) Timer(8254)   2F8~2FF 2F8~2FF   COM2 COM2   060~06F 060~06F   键盘控制IC(8742) Keyboard control IC(8742)   300~31F 300~31F   原型卡(Proto Type Card) Prototype Card   070~07F 070~07F   Real Time Colck和NMI中断 Real Time Colck and NMI Interrupts   360~36F 360~36F   PC网络 PC network   080~09F 080~09F   DMA所用的页缓存器(74LS612) Page buffer for DMA (74LS612)   378~37F 378~37F   LPT1 LPT1   0A0~0BF 0A0~0BF   2号中断控制器(8259A) No. 2 interrupt controller (8259A)   380~38F 380~38F   SDLC通信/二进制同步通信(2号) SDLC communication/binary synchronous communication (No. 2)   0C0~0DF 0C0~0DF   2号DMA控制器(8237) No. 2 DMA controller (8237)   3A0~3AF 3A0~3AF   SDLC通信/二进制同步通信(1号) SDLC communication/binary synchronous communication (No. 1)   0F0 0F0   用以Clear数学共同处理器的BUSY讯号 BUSY signal for clear math coprocessor   3B0~3BF 3B0~3BF   黑白屏幕及打印机适配卡 Black and white screen and printer adapter card   0F1 0F1   用以Reset数学共同处理器 To Reset the math coprocessor   3C0~3CF 3C0~3CF   EGA卡 EGA card   0F8~0FF 0F8~0FF   数学共同处理器 Math coprocessor   3D0~3DF 3D0~3DF   彩色绘图屏幕适配卡(CGA) Color Graphics Screen Adapter (CGA)   1F0~1F8 1F0~1F8   硬盘 hard drive   3F0~3F7 3F0~3F7   软式磁盘驱动器控制适配卡 Floppy Disk Drive Control Adapter Card   3F8~3FF 3F8~3FF   COM1 COM1

AT/286/386/486的接口地址对应表AT/286/386/486 Interface Address Correspondence Table

由上表可知,上述微电脑系统至少内建有27组基本常用的接口地址以供各种不同设备所采用的低阶输入输出端口(Legacy I/O Port)使用,例如0x278~0x27F、0x378~0x37F及0x3BC~0x3BF等接口地址是用以提供采用并列端口(Parallel Port)的打印机或是其它设备使用;因此目前微电脑系统仍保留这些接口地址以提供该等端口使用,使微电脑系统可透过该些端口与其对应的传统工业设备相互联系。As can be seen from the above table, the above-mentioned microcomputer system has at least 27 sets of basic commonly used interface addresses built in for the low-level input and output ports (Legacy I/O Port) used by various devices, such as 0x278~0x27F, 0x378~0x37F Interface addresses such as 0x3BC~0x3BF are used to provide printers or other devices using parallel ports (Parallel Port); therefore, the current microcomputer system still reserves these interface addresses to provide these ports, so that the microcomputer system can use these ports. Ports are interconnected with their traditional industrial counterparts.

随着目前的科技的日新月异,各种微电脑系统均采用较为新式的接口端口,例如目前较为新式的PCI或PCIe的接口端口;所以一旦升级或更换上述微电脑系统时,原设置低阶输入输出端口,例如并列端口、串行端口等的工业设备即无法与目前微电脑系统联系使用。虽然目前市面已有一种PCI端口转低阶输入输出端口的PCI适配卡,但由于PCI或PCIe界面端口是为随插即用架构,其输入输出端口的资源或接口地址均由微电脑系统重新分配,而目前微电脑系统均设定并非以低阶输入输出端口的接口地址分配予该PCI适配卡﹔因此,上述PCI端口转低阶输入输出端口的PCI适配卡所使用的接口地址即非前述低阶输入输出端口的接口地址,进而造成该些低阶输入输出端口的接口地址无法被使用,因此有必要针对上述情形进一步改进。With the rapid development of current technology, various microcomputer systems adopt relatively new interface ports, such as the relatively new PCI or PCIe interface ports; so once the above-mentioned microcomputer system is upgraded or replaced, the original low-order input and output ports, For example, industrial equipment such as parallel ports and serial ports cannot be used in connection with the current microcomputer system. Although there is currently a PCI adapter card that converts a PCI port into a low-level input and output port on the market, because the PCI or PCIe interface port is a plug-and-play architecture, the resources or interface addresses of its input and output ports are reassigned by the microcomputer system. , and the current microcomputer system is not set to assign the interface address of the low-level input and output ports to the PCI adapter card; The interface addresses of the low-order input and output ports further cause the interface addresses of these low-order input and output ports to be unusable. Therefore, it is necessary to further improve the above situation.

发明内容 Contents of the invention

有鉴于上述PCI端口转低阶输入输出端口的PCI适配卡无法使用低阶输入输出端口的接口地址;故本发明主要目的是提供一种可分配低阶输入输出端口其接口地址的PCI接口装置。In view of the PCI adapter card that the above-mentioned PCI port turns to the low-order input-output port, the interface address of the low-order input-output port cannot be used; so the main purpose of the present invention is to provide a PCI interface device that can distribute its interface address of the low-order input-output port .

为了达到上述目的所使用的主要技术手段是令该可分配低阶输入输出端口其接口地址的PCI接口装置,其包含有:The main technical means used in order to achieve the above purpose is to make the PCI interface device that can assign the interface address of the low-order input and output ports, which includes:

一寻址电路,是设定有至少一组低阶输入输出端口的接口地址;An addressing circuit is configured to set an interface address with at least one set of low-order input and output ports;

一PCI控制器,是连接至该寻址电路及一PCI界面端口,并读取其中一组该寻址电路所设定的低阶输入输出端口的接口地址;其中该PCI控制器是以PCI收发程序将一数据加入该接口地址传送至该PCI界面端口,并且自该PCI界面端口接收标示有上述接口地址的数据;及A PCI controller is connected to the addressing circuit and a PCI interface port, and reads the interface address of a group of low-order input and output ports set by the addressing circuit; wherein the PCI controller uses PCI to send and receive The program adds a data to the interface address and transmits it to the PCI interface port, and receives data marked with the interface address from the PCI interface port; and

一设备控制器,是连接至该PCI控制器及一设备接口端口;是将上述数据转换为对应该设备接口端口的设备数据,并将上述设备数据传送至该设备接口端口;又自该设备接口端口接收该设备数据并转换为该数据传送至该PCI控制器。A device controller is connected to the PCI controller and a device interface port; converts the above-mentioned data into device data corresponding to the device interface port, and transmits the above-mentioned device data to the device interface port; The port receives the device data and converts the data to the PCI controller.

由上述结构可知,本发明的PCI控制器是藉由读取该寻址电路所设定的其中一组低阶输入输出端口的接口地址,并且将该接口地址加入至数据中收送至该PCI界面端口上;因此,使得前述的微电脑系统能透过该低阶输入输出端口的接口地址对传统工业设备进行存取,进而能使用低阶输入输出端口的接口地址。It can be seen from the above structure that the PCI controller of the present invention reads the interface address of one of the low-order input and output ports set by the addressing circuit, and adds the interface address to the data and sends it to the PCI On the interface port; therefore, the aforementioned microcomputer system can access traditional industrial equipment through the interface address of the low-order input-output port, and then can use the interface address of the low-order input-output port.

附图说明 Description of drawings

图1为本发明可分配低阶输入输出端口其接口地址的PCI接口装置的电路原理图。FIG. 1 is a schematic circuit diagram of a PCI interface device capable of assigning interface addresses of low-order input and output ports according to the present invention.

图2为本发明的PCI接口装置写入数据至微电脑系统的时序图。FIG. 2 is a timing diagram of writing data into the microcomputer system by the PCI interface device of the present invention.

图3为本发明的PCI接口装置从微电脑系统读取数据的时序图。FIG. 3 is a timing diagram of the PCI interface device of the present invention reading data from the microcomputer system.

图4为本发明的PCI接口装置应用于适配卡上的结构示意图。FIG. 4 is a schematic diagram of the structure of the PCI interface device of the present invention applied to an adapter card.

主要组件符号说明:Description of main component symbols:

10:寻址电路;11:地址选择开关;10: addressing circuit; 11: address selection switch;

20:PCI控制器;21:PCI界面端口;20: PCI controller; 21: PCI interface port;

30:设备控制器;31:设备接口端口;30: device controller; 31: device interface port;

40:PCI装置辨识器。40: PCI device identifier.

具体实施方式 Detailed ways

为利于对本发明的PCI接口装置的结构的了解,以下结合附图和实施例进行了说明。In order to facilitate the understanding of the structure of the PCI interface device of the present invention, the following description is made in conjunction with the accompanying drawings and embodiments.

请参照图1所示,为本发明可分配低阶输入输出端口其接口地址的PCI接口装置,其包含有:Please refer to shown in Fig. 1, for the present invention can distribute the PCI interface device of its interface address of low order input and output port, it comprises:

一寻址电路10,是设定有至少一组低阶输入输出端口的接口地址;于本实施例中,该寻址电路10内建复数组接口地址,并连接至一地址选择开关11,由该地址选择开关11设定该寻址电路的其中一组接口地址;其中上述低阶输入输出端口的接口地址其范围是选自0x000~0x7FF地址范围;又于本实施例中,上述寻址电路10内建有三组接口地址(0x278~0x27F、0x378~0x37F及0x3BC~0x3BF);An addressing circuit 10 is configured with at least one group of interface addresses of low-order input and output ports; in this embodiment, the addressing circuit 10 has a built-in complex array of interface addresses, and is connected to an address selection switch 11, by The address selection switch 11 sets one group of interface addresses of the addressing circuit; wherein the range of the interface addresses of the above-mentioned low-order input and output ports is selected from the address range of 0x000~0x7FF; and in the present embodiment, the above-mentioned addressing circuit 10 has three built-in interface addresses (0x278~0x27F, 0x378~0x37F and 0x3BC~0x3BF);

一PCI控制器20,是连接至该寻址电路10及一PCI界面端口21,并读取其中一组该寻址电路10所设定的低阶输入输出端口的接口地址;其中该PCI控制器20是以PCI收发程序将一数据加入该接口地址传送至该PCI界面端口21,并且自该PCI界面端口21接收标示有上述接口地址的数据;于本实施例中,该PCI界面端口21包含有一PCI数据总线(AD)及一PCI控制总线(Frame、C/BE、IRDY、Devsel及TRDY),而该PCI控制器20于执行该PCI收发程序时,控制该PCI控制总线,将该数据及该接口地址传送至该PCI数据总线,以及自该PCI数据总线接收标示有接口地址的数据;及A PCI controller 20 is connected to the addressing circuit 10 and a PCI interface port 21, and reads the interface address of one group of low-order input and output ports set by the addressing circuit 10; wherein the PCI controller 20 is to add a data to this interface address and send to this PCI interface port 21 with the PCI transceiver program, and receive the data marked with the above-mentioned interface address from this PCI interface port 21; In the present embodiment, this PCI interface port 21 includes a PCI data bus (AD) and a PCI control bus (Frame, C/BE, IRDY, Devsel and TRDY), and the PCI controller 20 controls the PCI control bus when executing the PCI transceiver program, and the data and the transmitting an interface address to the PCI data bus, and receiving data marked with an interface address from the PCI data bus; and

一设备控制器30,是连接至该PCI控制器20及一设备接口端口31;是将上述数据转换为对应该设备接口端口31的设备数据,并将上述设备数据传送至该设备接口端口31;又自该设备接口端口31接收设备数据并转换为上述数据传送至该PCI控制器20;于本实施例中,上述设备接口端口31是对应前述接口地址(0x378~0x37F)为并列端口(LPT1)。A device controller 30 is connected to the PCI controller 20 and a device interface port 31; converts the above-mentioned data into device data corresponding to the device interface port 31, and transmits the above-mentioned device data to the device interface port 31; Receiving device data from the device interface port 31 and converting the data into the PCI controller 20; in the present embodiment, the device interface port 31 is a parallel port (LPT1) corresponding to the aforementioned interface address (0x378~0x37F) .

请参照图2及图3所示,当该PC I控制器欲透过低阶并列端口(LPT1)的接口地址(0x378)对微电脑系统以PCI读写程序进行读写时,是令该PCI控制总线(Frame、C/BE、IRDY、Devsel及TRDY)产生相对应的讯号,且透过该PCI数据总线(AD)将其接口地址(0x378)传送至该微电脑系统;接着等到该微电脑是透过其PCI控制总线响应该PCI控制器20时,该PCI控制器20便透过该PCI数据总线与该微电脑系统进行数据的传输。Please refer to Figure 2 and Figure 3, when the PCI controller intends to read and write the microcomputer system with the PCI read and write program through the interface address (0x378) of the low-level parallel port (LPT1), it is to make the PCI controller The bus (Frame, C/BE, IRDY, Devsel, and TRDY) generates corresponding signals, and transmits its interface address (0x378) to the microcomputer system through the PCI data bus (AD); then wait until the microcomputer is through When the PCI control bus responds to the PCI controller 20, the PCI controller 20 transmits data with the microcomputer system through the PCI data bus.

再者,由于目前PCI界面端口21在微电脑系统的使用上,该为计算机系统是先透过扫描并且确认是否有设备插入于该PCI界面端口21,才透过前述的控制总线及数据总线对插入PCI界面端口21的设备进行读写;因此,如果仅单独将本发明插入微电脑系统中的PCI界面端口21,而且同时没有与任何设备一起使用时;该微电脑系统会因本发明并无送出任何一装置序号提供给该微电脑系统进行资源及接口地址的分配;遂,立即的停止频率讯号(Clock)的供给,进而使各式的读写动作均无法进行﹔故,为此令该可分配低阶输入输出端口其接口地址的PCI接口装置,进一步包含有:Furthermore, because the current PCI interface port 21 is used in the microcomputer system, the computer system scans and confirms whether a device is inserted into the PCI interface port 21 before inserting it through the aforementioned control bus and data bus. The equipment of PCI interface port 21 reads and writes; Therefore, if only the present invention is inserted into PCI interface port 21 in the microcomputer system separately, and when not using with any equipment simultaneously; This microcomputer system can not send any because of the present invention The device serial number is provided to the microcomputer system to allocate resources and interface addresses; then, the supply of the frequency signal (Clock) is immediately stopped, and various reading and writing actions cannot be performed; therefore, the low-level The PCI interface device of the interface address of the input and output port further includes:

一PCI装置辨识器40,电连接至该PCI控制器20,并输出一装置序号给予该PCI控制器20;其中该PCI控制器20是将所接收到的装置序号输出至该PCI界面端口21;于本实施例中,该PCI装置辨识器40是为一PCI转ISA桥接器。A PCI device identifier 40 is electrically connected to the PCI controller 20, and outputs a device serial number to the PCI controller 20; wherein the PCI controller 20 outputs the received device serial number to the PCI interface port 21; In this embodiment, the PCI device identifier 40 is a PCI-to-ISA bridge.

由于该PCI控制器20可藉由该PCI装置辨识器40将装置序号输出至PCI界面端口21;因此,前述的微电脑系统是可藉此得知确实有设备插入于该PCI界面端口21上。Because the PCI controller 20 can output the device serial number to the PCI interface port 21 through the PCI device identifier 40 ; therefore, the aforementioned microcomputer system can know that there is indeed a device inserted into the PCI interface port 21 .

请参照图4所示,是为本发明具体应用于适配卡上的典型例子,其中上述的地址选择开关11是为指拨开关并与本发明一同整合至同一适配卡上;若使用者需要切换使用不同的低阶输入输出端口地址时,如并列端口(LPT1、LPT2或Print Port)﹔则可藉由切换该地址选择开关11,进而对应输出不同输入输出端口的接口地址,如0x378、0x278、0x3BC;如此一来,可方便使用者依据目前设备接口端口调整与其对应的接口地址﹔再者,该寻址电路10除了可依据该地址选择开关11选择输出其中一组低阶输入输出端口的接口地址之外,还可直接内建有一地址设定程序,供设定该至少一组接口地址;于本实施例中,上述地址选择开关11配置有一供上述地址设定程序使用的指定开关;当该指定开关开启时,该寻址电路10透过该地址设定程序选择其接口地址﹔又当该指定开关关闭时该寻址电路10透过该地址选择开关11,选择其接口地址。Please refer to Fig. 4, which is a typical example of the present invention being specifically applied to an adapter card, wherein the above-mentioned address selection switch 11 is a dip switch and is integrated into the same adapter card together with the present invention; if the user needs When switching to use different low-level input and output port addresses, such as parallel ports (LPT1, LPT2 or Print Port); you can select the switch 11 by switching the address, and then correspondingly output the interface addresses of different input and output ports, such as 0x378, 0x278 , 0x3BC; in this way, it is convenient for the user to adjust the corresponding interface address according to the current device interface port; moreover, the addressing circuit 10 can select and output one of the low-order input and output ports according to the address selection switch 11 In addition to the interface address, an address setting program can also be directly built in for setting the at least one group of interface addresses; in this embodiment, the above-mentioned address selection switch 11 is configured with a designated switch for the use of the above-mentioned address setting program; When the designated switch is turned on, the addressing circuit 10 selects its interface address through the address setting program; and when the designated switch is turned off, the addressing circuit 10 selects its interface address through the address selection switch 11.

综上,本发明的PCI控制器20是直接藉由该寻址电路10所提供的接口地址将该数据收送至该PCI界面端口21;因此,使得插入有本发明的微电脑系统直接使用低阶输入输出端口的接口地址,令PCI接口装置能有效利用低阶输入输出端口的接口地址。In summary, the PCI controller 20 of the present invention directly sends the data to the PCI interface port 21 through the interface address provided by the addressing circuit 10; The interface address of the I/O port enables the PCI interface device to effectively use the interface address of the low-order I/O port.

Claims (5)

1.一种可分配低阶输入输出端口其接口地址的PCI接口装置,其包含有:1. a kind of PCI interface device that can distribute its interface address of low order input and output port, it comprises: 一寻址电路,更包含一地址设定程序,该寻址电路连接一地址选择开关,该寻址电路用于选择该地址选择开关或该地址设定程序,该地址选择开关与该地址设定程序设定至少一组低阶输入输出端口的接口地址;An addressing circuit further includes an address setting program, the addressing circuit is connected to an address selection switch, the addressing circuit is used to select the address selection switch or the address setting program, the address selection switch and the address setting The program sets the interface address of at least one group of low-level input and output ports; 一PCI控制器,是连接至该寻址电路及一PCI界面端口,并读取其中一组该寻址电路所设定的低阶输入输出端口的接口地址;其中该PCI控制器是以PCI收发程序将一数据加入该接口地址传送至该PCI界面端口,并且自该PCI界面端口接收标示有上述接口地址的数据;A PCI controller is connected to the addressing circuit and a PCI interface port, and reads the interface address of a group of low-order input and output ports set by the addressing circuit; wherein the PCI controller uses PCI to send and receive The program adds a data to the interface address and transmits it to the PCI interface port, and receives data marked with the above-mentioned interface address from the PCI interface port; 一设备控制器,是连接至该PCI控制器及一设备接口端口;是将上述数据转换为对应该设备接口端口的设备数据,并将上述设备数据传送至该设备接口端口;又自该设备接口端口接收该设备数据并转换为该数据传送至该PCI控制器;及A device controller is connected to the PCI controller and a device interface port; converts the above-mentioned data into device data corresponding to the device interface port, and transmits the above-mentioned device data to the device interface port; The port receives the device data and converts the data to the PCI controller; and 一PCI装置辨识器,电连接至该PCI控制器,并输出一装置序号给予该PCI控制器,该PCI控制器是将所接收到的装置序号输出至该PCI界面端口。A PCI device identifier is electrically connected to the PCI controller, and outputs a device serial number to the PCI controller, and the PCI controller outputs the received device serial number to the PCI interface port. 2.根据权利要求1所述的可分配低阶输入输出端口其接口地址的PCI接口装置,该地址选择开关是为指拨开关。2. The PCI interface device capable of assigning the interface address of the low-order input and output ports according to claim 1, wherein the address selection switch is a dip switch. 3.根据权利要求1至2中任一项所述的可分配低阶输入输出端口其接口地址的PCI接口装置,其中上述低阶输入输出端口的接口地址是选自0x000~0x7FF地址范围。3. The PCI interface device according to any one of claims 1 to 2, wherein the interface address of the low-order input and output ports is selected from the address range of 0x000~0x7FF. 4.根据权利要求1所述的可分配低阶输入输出端口其接口地址的PCI接口装置,该PCI装置辨识器是为一PCI转ISA桥接器。4. The PCI interface device capable of assigning interface addresses of low-level input and output ports according to claim 1, the PCI device identifier is a PCI-to-ISA bridge. 5.根据权利要求1至2中任一项所述的可分配低阶输入输出端口其接口地址的PCI接口装置,该PCI界面端口包含有一PCI数据总线及一PCI控制总线,而该PCI控制器于执行该PCI收发程序时,控制该PCI控制总线,将该数据及该接口地址传送至该PCI数据总线,以及自该PCI数据总线接收标示有接口地址的数据。5. the PCI interface device according to any one of claims 1 to 2 that can assign its interface address of low-order input and output ports, the PCI interface port includes a PCI data bus and a PCI control bus, and the PCI controller When executing the PCI transceiver program, control the PCI control bus, transmit the data and the interface address to the PCI data bus, and receive data marked with the interface address from the PCI data bus.
CN201210148525.0A 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface Expired - Fee Related CN102708083B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210148525.0A CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210148525.0A CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Publications (2)

Publication Number Publication Date
CN102708083A CN102708083A (en) 2012-10-03
CN102708083B true CN102708083B (en) 2015-03-25

Family

ID=46900879

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210148525.0A Expired - Fee Related CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Country Status (1)

Country Link
CN (1) CN102708083B (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2795941Y (en) * 2005-03-16 2006-07-12 张维 ISA-PCI bus interface conversion board card device
CN100468364C (en) * 2007-03-19 2009-03-11 威盛电子股份有限公司 Memory access system and memory access method thereof
CN201754277U (en) * 2010-06-25 2011-03-02 北京国科环宇空间技术有限公司 Data exchange processing device based on PCI-E
CN202720576U (en) * 2012-05-16 2013-02-06 昆山三泰新电子科技有限公司 Interface device for switching low-order input/output port to peripheral component interconnect (PCI) interface port

Also Published As

Publication number Publication date
CN102708083A (en) 2012-10-03

Similar Documents

Publication Publication Date Title
US7185135B1 (en) USB to PCI bridge
TWI556174B (en) System and method for assigning virtual functions and management host thereof
CN100492334C (en) Serial Peripheral Interface Device
US10120827B2 (en) Communication system with serial ports for automatically identifying device types and communication protocols and method thereof
US8566416B2 (en) Method and system for accessing storage device
CN202564744U (en) Bridge between High Speed Peripheral Component Interconnect and USB3.0 Devices
US20110145468A1 (en) Aggregating unoccupied pci-e links to provide greater bandwidth
US20060253639A1 (en) Control system for controlling a plurality of target computers through portable computer
CN112256615B (en) USB conversion interface device
CN109783416A (en) SPI shares method, circuit and the electronic equipment of GPIO from equipment and I2C from equipment
CN119003421B (en) A bandwidth allocation method, device, equipment, system, medium and program product
US7383372B2 (en) Bus system, station for use in a bus system, and bus interface
CN110096466A (en) The virtual communication port bridge for supporting usb host to transmit host
US8074232B2 (en) Method for improving the communication of the human interface device
CN103105895A (en) Computer system and display cards thereof and method for processing graphs of computer system
CN102708083B (en) Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface
US10176133B2 (en) Smart device with no AP
CN205983460U (en) Serial receiving and dispatching interface module and USB interface module sharing port circuit
CN202720576U (en) Interface device for switching low-order input/output port to peripheral component interconnect (PCI) interface port
US9256568B2 (en) PCI-based interfacing device with mappable port addresses to legacy I/O port addresses
CN115061884A (en) Lighting method and lighting system of NVMe hard disk based on Feiteng server
CN205665661U (en) KVM module based on microblaze is soft to verify existing USB function
US20210019274A1 (en) Virtual com port bridge supporting host-to-host usb transmission
CN206489554U (en) Electronic seal signing equipment
CN205450882U (en) Computer system of many displays terminal sharing host computer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150325