[go: up one dir, main page]

CN102437836A - Low-power-consumption short pulse generation circuit and low-power-consumption pulse type D trigger - Google Patents

Low-power-consumption short pulse generation circuit and low-power-consumption pulse type D trigger Download PDF

Info

Publication number
CN102437836A
CN102437836A CN2011104260841A CN201110426084A CN102437836A CN 102437836 A CN102437836 A CN 102437836A CN 2011104260841 A CN2011104260841 A CN 2011104260841A CN 201110426084 A CN201110426084 A CN 201110426084A CN 102437836 A CN102437836 A CN 102437836A
Authority
CN
China
Prior art keywords
gate
nmos transistor
inverter
pmos transistor
nmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011104260841A
Other languages
Chinese (zh)
Other versions
CN102437836B (en
Inventor
胡建平
余晓颖
邹凯裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ningbo University
Original Assignee
Ningbo University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ningbo University filed Critical Ningbo University
Priority to CN201110426084.1A priority Critical patent/CN102437836B/en
Publication of CN102437836A publication Critical patent/CN102437836A/en
Application granted granted Critical
Publication of CN102437836B publication Critical patent/CN102437836B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

The invention discloses a low-power-consumption short pulse generation circuit and a low-power-consumption pulse type D trigger. The low-power-consumption short pulse generation circuit is characterized by comprising a first P-channel metal oxide semiconductor field effect transistor (PMOSFET), a first N-channel MOSFET (NMOSFET), a first NAND gate and a first phase inverter. The low-power-consumption pulse type D trigger is characterized by comprising the low-power-consumption short pulse generation circuit, an input phase inversion circuit, a clock control complementary MOS (CMOS) logic D latch unit and an output phase inversion circuit. The invention has the advantages that: under the condition of no influence of the performance of the circuit, the quantity of the transistors of the circuit is small; the structure is simpler; and the power consumption of the circuit is effectively reduced.

Description

A kind of low-power consumption short pulse produces circuit and low-power consumption impulse type d type flip flop
Technical field
The present invention relates to a kind of short pulse and produce circuit, especially relate to a kind of low-power consumption short pulse and produce circuit and low-power consumption impulse type d type flip flop.
Background technology
In recent decades, portable electric appts is increasingly extensive in the application in fields such as consumer electronics, medical supply and industrial instrumentation, and integrated circuit has obtained develop rapidly as the core in the portable electric appts.In the IC design, the operating rate of chip and area were designer's main factor in the past, and power problems often is left in the basket.Along with the continuous development of semiconductor manufacturing industry, when the integration density of circuit and operating frequency improved gradually, the dynamic power consumption of chip also (was seen document Malay Ranjan Tripathy continuous the increase with the leakage power consumption; " Nano CMOS "; Journal of Scientific Review, vol.1, no.1; Pp.19-23,2009.).The integrated circuit technology characteristic size has got into nanoscale after the epoch, and power problems is serious day by day, becomes the bottleneck that integrated circuit continues development.
At present, short pulse generation circuit engineering is widely used in impulse type trigger and each adhesive integrated circuit.Fig. 1 produces circuit diagram for short pulse.Shinichi Kozu; The short pulse that Masayuki Daito, people such as Yukinori Suglyama have proposed a kind of and door produces circuit, is high level through making two input clock signals with door in a short period of time simultaneously with complementary clock signal; Thereby generation short pulse signal; With a plurality of inverters of gate output terminal cascade,, the quantity of circuit transistor and the power consumption of circuit have also been increased though can obtain enough complementary clock signals of time-delay.As shown in Figure 2; This short pulse produce circuit by a PMOS manage, NMOS pipe, one with and two inverters form; Wherein said and door is made up of a NAND gate and an inverter, and described NAND gate is made up of two PMOS pipes and two NMOS pipes, and described two PMOS pipe and two NMOS manage the transistor that is minimum channel length under the standard technology; But the short pulse that is based on the NAND gate of this structure produces circuit need be through using a plurality of inverters; Produce the short pulse signal of enough pulsewidths, the increase of inverter causes the increase of circuit transistor quantity, thereby causes the increase of circuit power consumption.
Summary of the invention
Technical problem to be solved by this invention provides a kind of under the situation that does not influence circuit performance, and the low-power consumption short pulse that effectively reduces circuit power consumption produces circuit and low-power consumption impulse type d type flip flop.
The present invention solves the problems of the technologies described above the technical scheme that is adopted: a kind of low-power consumption short pulse produces circuit; Comprise PMOS pipe, NMOS pipe, first NAND gate and first inverter; The source electrode of described PMOS pipe is connected with power positive end; The drain electrode three of the drain electrode of first signal input part of described first NAND gate, described PMOS pipe and described NMOS pipe is connected; The secondary signal input of described first NAND gate is connected with the grid of described PMOS pipe; The source ground of described NMOS pipe; The signal input part of the signal output part of described first NAND gate, described first inverter and complementary pulse signal output end three are connected, and the grid and the described pulse signal output end three of the signal output part of described first inverter, described NMOS pipe are connected, and the grid of described PMOS pipe is connected with clock signal.
Described first NAND gate by the 2nd PMOS manage, the 3rd PMOS pipe, the 2nd NMOS pipe and the 3rd NMOS pipe form; The source electrode of the source electrode of described the 2nd PMOS pipe, described the 3rd PMOS pipe all is connected with power positive end; The drain electrode and the described complementary pulse signal output end of the drain electrode of the drain electrode of described the 2nd PMOS pipe, described the 3rd PMOS pipe, described the 2nd NMOS pipe are connected; The source electrode of described the 2nd NMOS pipe is connected with the drain electrode of described the 3rd NMOS pipe; The source ground of described the 3rd NMOS pipe; The grid of the grid of described the 3rd PMOS pipe, described the 3rd NMOS pipe is first signal input part of described first NAND gate; The drain electrode of the drain electrode of the grid of the grid of described the 3rd PMOS pipe, described the 3rd NMOS pipe, described PMOS pipe and described NMOS pipe is connected; The grid of the grid of described the 2nd PMOS pipe, described the 2nd NMOS pipe is the secondary signal input of described first NAND gate; The grid of the grid of the grid of described the 2nd PMOS pipe, described the 2nd NMOS pipe and described PMOS pipe all is connected with clock signal, and the channel length that channel length that the channel length of described the 2nd PMOS pipe, the channel length of described the 3rd PMOS pipe, described the 2nd NMOS manage and described the 3rd NMOS manage is 1.15～1.4 times of minimum channel length under the standard technology.
A kind of low-power consumption impulse type d type flip flop; Comprise that the low-power consumption short pulse produces circuit, input inversion circuit, clock CMOS logic D-latch unit and output negative circuit; The complementary pulse signal output end that described low-power consumption short pulse produces circuit is connected with the complementary pulse signal input terminal of described clock CMOS logic D-latch unit; The pulse signal output end that described low-power consumption short pulse produces circuit is connected with the pulse signal input terminal of described clock CMOS logic D-latch unit; The signal output part of described input inversion circuit is connected with the reset signal input of described clock CMOS logic D-latch unit, and the signal output part of described clock CMOS logic D-latch unit is connected with the signal input part of described output negative circuit.
Described low-power consumption short pulse produces circuit and comprises PMOS pipe, NMOS pipe, first NAND gate and first inverter; The source electrode of described PMOS pipe is connected with power positive end; The drain electrode three of the drain electrode of first signal input part of described first NAND gate, described PMOS pipe and described NMOS pipe is connected; The secondary signal input of described first NAND gate is connected with the grid of described PMOS pipe; The source ground of described NMOS pipe; The complementary pulse signal output end three that the signal input part of the signal output part of described first NAND gate, described first inverter and described low-power consumption short pulse produce circuit is connected; The pulse signal output end three that the grid of the signal output part of described first inverter, described NMOS pipe and described low-power consumption short pulse produce circuit is connected, and the grid of described PMOS pipe is connected with clock signal.
Described first NAND gate by the 2nd PMOS manage, the 3rd PMOS pipe, the 2nd NMOS pipe and the 3rd NMOS pipe form; The source electrode of the source electrode of described the 2nd PMOS pipe, described the 3rd PMOS pipe all is connected with power positive end; The complementary pulse signal output end that the drain electrode of the drain electrode of the drain electrode of described the 2nd PMOS pipe, described the 3rd PMOS pipe, described the 2nd NMOS pipe and described low-power consumption short pulse produce circuit is connected; The source electrode of described the 2nd NMOS pipe is connected with the drain electrode of described the 3rd NMOS pipe; The source ground of described the 3rd NMOS pipe; The grid of the grid of described the 3rd PMOS pipe, described the 3rd NMOS pipe is first signal input part of described first NAND gate; The drain electrode of the drain electrode of the grid of the grid of described the 3rd PMOS pipe, described the 3rd NMOS pipe, described PMOS pipe and described NMOS pipe is connected; The grid of the grid of described the 2nd PMOS pipe, described the 2nd NMOS pipe is the secondary signal input of described first NAND gate; The grid of the grid of the grid of described the 2nd PMOS pipe, described the 2nd NMOS pipe and described PMOS pipe all is connected with clock signal, and the channel length that channel length that the channel length of described the 2nd PMOS pipe, the channel length of described the 3rd PMOS pipe, described the 2nd NMOS manage and described the 3rd NMOS manage is 1.15～1.4 times of minimum channel length under the standard technology.
Described input inversion circuit comprises second inverter; The signal output part of described second inverter is the signal output part of described input inversion circuit; The signal output part of described second inverter is connected with the reset signal input of described clock CMOS logic D-latch unit, and the signal input part of described second inverter is connected with reset signal.
Described clock CMOS logic D-latch unit comprises input clock inverter module, the first inclusive NAND door and feedback clock inverter module; Described input clock inverter module comprises the 4th PMOS pipe, the 5th PMOS pipe, the 4th NMOS pipe and the 5th NMOS pipe; The described first inclusive NAND door comprise first or the door and second NAND gate; Described feedback clock inverter module comprises the 6th PMOS pipe, the 7th PMOS pipe, the 6th NMOS pipe and the 7th NMOS pipe; Described first or the door first signal input part be the reset signal input of described clock CMOS logic D-latch unit; Described first or the door first signal input part be connected with the signal output part of described input inversion circuit; The drain electrode of the drain electrode of the drain electrode of the drain electrode of described the 5th PMOS pipe, described the 7th PMOS pipe, described the 4th NMOS pipe, described the 6th NMOS pipe all with described first or the secondary signal input be connected; Described first or the door signal output part be connected with first signal input part of described second NAND gate; The secondary signal input of described second NAND gate is connected with asserts signal; The signal output part of described second NAND gate is the signal output part of described clock CMOS logic D-latch unit; The signal output part of described second NAND gate is connected with the signal input part of described output negative circuit; The signal output part of described second NAND gate is connected with the grid of described the 6th PMOS pipe and the grid three of described the 7th NMOS pipe; The source electrode of described the 4th PMOS pipe all is connected with power positive end with the source electrode of described the 6th PMOS pipe; The grid of the grid of described the 4th PMOS pipe, described the 5th NMOS pipe all is connected with input data signal; The drain electrode of described the 4th PMOS pipe is connected with the source electrode that described the 5th PMOS manages, and the grid of the grid of described the 5th PMOS pipe, described the 6th NMOS pipe is the complementary pulse signal input terminal of described clock CMOS logic D-latch unit, and the grid of the grid of described the 5th PMOS pipe, described the 6th NMOS pipe all is connected with the complementary pulse signal output end of described low-power consumption short pulse generation circuit; The grid of the grid of described the 4th NMOS pipe, described the 7th PMOS pipe is the pulse signal input terminal of described clock CMOS logic D-latch unit; The grid of the grid of described the 4th NMOS pipe, described the 7th PMOS pipe all is connected with the pulse signal output end of described low-power consumption short pulse generation circuit, and the source electrode of described the 4th NMOS pipe is connected with the drain electrode of described the 5th NMOS pipe, and the drain electrode of described the 6th PMOS pipe is connected with the source electrode of described the 7th PMOS pipe; The source electrode of described the 6th NMOS pipe is connected with the drain electrode of described the 7th NMOS pipe, the source grounding of the source electrode of described the 5th NMOS pipe and described the 7th NMOS pipe.
Described output negative circuit comprises the 3rd inverter, the 4th inverter and the 5th inverter; The signal input part of the signal input part of described the 3rd inverter, described the 5th inverter is connected with the signal input part three of described output negative circuit; The signal output part of described the 3rd inverter is connected with the signal input part of described the 4th inverter; The signal output part of described the 4th inverter is connected with first signal output part, and the signal output part of described the 5th inverter is connected with the secondary signal output.
Compared with prior art, the invention has the advantages that under the situation that does not influence circuit performance, the number of transistors of circuit is few, structure is simpler, has reduced circuit power consumption effectively.
Description of drawings
Fig. 1 short pulse produces circuit diagram;
The short pulse that Fig. 2 is traditional produces circuit structure diagram;
Fig. 3 asynchronous set, the d type flip flop circuit diagram resets;
Fig. 4 traditional based on clock CMOS (C 2MOS) asynchronous set that triggers of logic rising edge, d type flip flop standard cell DFFSRXL circuit structure diagram resets;
Fig. 5 short pulse of the present invention produces circuit structure diagram;
Fig. 6 short pulse of the present invention produces NAND gate structure chart in the circuit;
Fig. 7 impulse type d type flip flop of the present invention circuit structure diagram;
Fig. 8 impulse type d type flip flop of the present invention circuit is based on SMIC130nm standard technology simulation waveform figure;
Fig. 9 impulse type d type flip flop of the present invention circuit is based on PTM 90nm standard technology simulation waveform figure;
Figure 10 impulse type d type flip flop of the present invention circuit is based on PTM 45nm standard technology simulation waveform figure.
Embodiment
Embodiment describes in further detail the present invention below in conjunction with accompanying drawing.
Embodiment one: like Fig. 5 and shown in Figure 6, a kind of low-power consumption short pulse produces circuit, comprises that PMOS pipe P1, a NMOS manage N1, the first NAND gate U1 and the first inverter I1, source electrode and the power positive end V of PMOS pipe P1 DDBe connected; The drain electrode three of the drain electrode of first signal input part of the first NAND gate U1, PMOS pipe P1 and NMOS pipe N1 is connected; The secondary signal input of the first NAND gate U1 is connected with the grid of PMOS pipe P1; The source ground of the one NMOS pipe N1; The signal input part of the signal output part of the first NAND gate U1, the first inverter I1 and complementary pulse signal output end xb three are connected, and grid and the pulse signal output end x three of the signal output part of the first inverter I1, NMOS pipe N1 are connected, and the grid of PMOS pipe P1 is connected with clock signal clk; The first NAND gate U1 is made up of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3, the source electrode that the source electrode of the 2nd PMOS pipe P2, the 3rd PMOS manage P3 all with power positive end V DDBe connected; Drain electrode and the complementary pulse signal output end xb of the drain electrode of the drain electrode of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the 2nd NMOS pipe N2 are connected; The source electrode of the 2nd NMOS pipe N2 is connected with the drain electrode of the 3rd NMOS pipe N3; The source ground of the 3rd NMOS pipe N3; The grid of the grid of the 3rd PMOS pipe P3, the 3rd NMOS pipe N3 is first signal input part of the first NAND gate U1; The drain electrode of the drain electrode of the grid of the grid of the 3rd PMOS pipe P3, the 3rd NMOS pipe N3, PMOS pipe P1 and NMOS pipe N1 is connected; The grid of the grid of the 2nd PMOS pipe P2, the 2nd NMOS pipe N2 is the secondary signal input of the first NAND gate U1; The grid of the grid of the grid of the 2nd PMOS pipe P2, the 2nd NMOS pipe N2 and PMOS pipe P1 all is connected with clock signal clk; The substrate of the substrate of the substrate of the one PMOS pipe P1, the 2nd PMOS pipe P2 and the 3rd PMOS pipe P3 all meets power positive end VDD, the substrate of the substrate of NMOS pipe N1, the 2nd NMOS pipe N2 and the equal ground connection of substrate of the 3rd NMOS pipe N3, and the channel length of the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length of the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3 is 119 times of minimum channel length under the SMIC130nm standard technology.
Embodiment two: other parts are identical with embodiment one, and its difference is: the channel length of the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length of the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3 is 1.3 times of minimum channel length under the PTM90nm standard technology.
Embodiment three: other parts are identical with embodiment one, and its difference is: the channel length of the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length of the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3 is 1.4 times of minimum channel length under the PTM45nm standard technology.
The operation principle that low-power consumption short pulse of the present invention produces circuit is following:
When clock signal clk=0, PMOS pipe P1 opens, and PMOS pipe P1 drain charge is to high level, and first NAND gate U1 output signal xb=1 exports signal x=0 through the first inverter I1, and NMOS pipe N1 closes.
When clock signal clk=1, PMOS pipe P1 closes, and PMOS pipe P1 drain electrode is unsettled; Because previous moment the one PMOS pipe P1 drain charge is to high level; First NAND gate U1 output signal xb=0, through the first inverter I1 anti-phase, output signal x=1; The one NMOS pipe N1 opens, and PMOS pipe P1 drain electrode is discharged to low level.First NAND gate U1 output signal xb=1, through the first inverter I1 anti-phase, output signal x=0 has so just realized short pulse signal.
Low-power consumption short pulse of the present invention produces circuit: at first, circuit structure is simple, and the inside circuit node discharges and recharges less, compares with traditional short pulse generation circuit and can reduce total power consumption effectively; Secondly; Traditional short pulse produces in the circuit; Adopt the method that increases the inverter number to produce the enough big short pulse signal of pulsewidth, transistor gate capacitance increases and increases along with channel length, so the channel length modulation technology can cause the increase of circuit delay; The transistor that the short pulse that the present invention proposes produces the first NAND gate U1 in the circuit adopts the channel length modulation technology, compares with traditional circuit and can reduce by 4 transistorized quantity; At last, the short pulse signal pulsewidth increases along with the increase of the transistor channel length of the first NAND gate U1 is linear, has the adjustable characteristics of pulsewidth.
For short pulse more proposed by the invention produces circuit produces circuit with respect to traditional short pulse performance characteristics; Adopt SMIC 130nm, PTM 90nm and PTM 45nm standard technology, wherein the minimum channel length of PMOS pipe and NMOS pipe is respectively 130nm, 90nm and 50nm under SMIC 130nm, PTM 90nm and the PTM 45nm technological standards.Use circuit simulation tools HSPICE that two kinds of circuit structures have been carried out the emulation comparative analysis.Wherein, rising edge 50% overturn point that the pulse duration of short pulse generation circuit is defined as pulse signal x waveform is to trailing edge 50% overturn point, and time-delay is defined as rising edge 50% overturn point of rising edge 50% overturn point of clock signal clk to pulse signal x.
Be respectively low-power consumption short pulse of the present invention shown in table 1, table 2 and the table 3 and produce the performance of circuit under SMIC130nm, PTM90nm and PTM45nm standard technology relatively; Supply voltage is respectively 1.2V, 1.1V and 1.1V in the corresponding electrical circuits emulation; Clock signal clk is 100MHz, 50% duty ratio square-wave signal.
The performance of short pulse generation circuit relatively under the table 1SMIC130nm standard technology
Figure BDA0000121785000000071
In the table 1: minimum channel length is 130nm, and channel length of the present invention is 155nm, and multiple is 155/130=1.19 times.
The performance of short pulse generation circuit relatively under the table 2PTM 90nm standard technology
Figure BDA0000121785000000072
In the table 2: minimum channel length is 90nm, and channel length of the present invention is 117nm, and multiple is 117/90=1.3 times.
The performance of short pulse generation circuit relatively under the table 3PTM 45nm standard technology
In the table 3: minimum channel length is 50nm, and channel length of the present invention is 70nm, and multiple is 70/50=1.4 times.
From table 1, calculate and to know; Produce circuit with traditional short pulse and compare, the short pulse generation circuit of proposition under 130nm technology, has saved total power consumption and time-delay is respectively 12.30% and 13.03%, from table 2, calculates and can know; Producing circuit with traditional short pulse compares; The short pulse generation circuit that proposes under 90nm technology, has saved total power consumption and time-delay is respectively 11.89% and 0.88%, from table 3, calculates and can know, produces circuit with traditional short pulse and compares; The short pulse generation circuit that proposes under 45nm technology, has saved total power consumption and time-delay is respectively 13.71% and 0.732%, on power consumption and performance, has greater advantage.
Embodiment four: like Fig. 6 and shown in Figure 7; A kind of low-power consumption impulse type d type flip flop; Comprise that the low-power consumption short pulse produces circuit 1, input inversion circuit 2, clock CMOS logic D-latch unit 3 and output negative circuit 4; The complementary pulse signal output end xb that the low-power consumption short pulse produces circuit 1 is connected with the complementary pulse signal input terminal Xb of clock CMOS logic D-latch unit 3; The pulse signal output end x that the low-power consumption short pulse produces circuit 1 is connected with the pulse signal input terminal X of clock CMOS logic D-latch unit 3; The signal output part of input inversion circuit 2 is connected with the reset signal input R of clock CMOS logic D-latch unit 3, and the signal output part out1 of clock CMOS logic D-latch unit 3 is connected with the signal input part in1 of output negative circuit 4.
The low-power consumption short pulse produces circuit 1 and comprises that PMOS pipe P1, a NMOS manage N1, the first NAND gate U1 and the first inverter I1, source electrode and the power positive end V of PMOS pipe P1 DDBe connected; The drain electrode three of the drain electrode of first signal input part of the first NAND gate U1, PMOS pipe P1 and NMOS pipe N1 is connected; The secondary signal input of the first NAND gate U1 is connected with the grid of PMOS pipe P1; The source ground of the one NMOS pipe N1; The complementary pulse signal output end xb three that the signal input part of the signal output part of the first NAND gate U1, the first inverter I1 and low-power consumption short pulse produce circuit 1 is connected; The pulse signal output end x three that the grid of the signal output part of the first inverter I1, NMOS pipe N1 and low-power consumption short pulse produce circuit 1 is connected, and the grid of PMOS pipe P1 is connected with clock signal clk.
The first NAND gate U1 is made up of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3, the source electrode that the source electrode of the 2nd PMOS pipe P2, the 3rd PMOS manage P3 all with power positive end V DDBe connected; The complementary pulse signal output end xb that the drain electrode of the drain electrode of the drain electrode of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the 2nd NMOS pipe N2 and low-power consumption short pulse produce circuit 1 is connected; The source electrode of the 2nd NMOS pipe N2 is connected with the drain electrode of the 3rd NMOS pipe N3; The source ground of the 3rd NMOS pipe N3; The grid of the grid of the 3rd PMOS pipe P3, the 3rd NMOS pipe N3 is first signal input part of the first NAND gate U1; The drain electrode of the drain electrode of the grid of the grid of the 3rd PMOS pipe P3, the 3rd NMOS pipe N3, PMOS pipe P1 and NMOS pipe N1 is connected; The grid of the grid of the 2nd PMOS pipe P2, the 2nd NMOS pipe N2 is the secondary signal input of the first NAND gate U1; The grid of the grid of the grid of the 2nd PMOS pipe P2, the 2nd NMOS pipe N2 and PMOS pipe P1 all is connected with clock signal clk, and the channel length that the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length that the 2nd NMOS manages N2 and the 3rd NMOS manage N3 is 1.19 times of minimum channel length under the 130nm standard technology.
Input inversion circuit 2 comprises the second inverter I2; The signal output part of the second inverter I2 is the signal output part of input inversion circuit 2; The signal output part of the second inverter I2 is connected with the reset signal input R of clock CMOS logic D-latch unit 3, and the signal input part of the second inverter I2 is connected with reset signal rn.
Clock CMOS logic D-latch unit 3 comprises input clock inverter module, the first inclusive NAND door OAI1 and feedback clock inverter module; Input clock inverter module comprises the 4th PMOS pipe P4, the 5th PMOS pipe P5, the 4th NMOS pipe N4 and the 5th NMOS pipe N5; The first inclusive NAND door OAI1 comprises first or door O1 and the second NAND gate U2; Feedback clock inverter module comprises the 6th PMOS pipe P6, the 7th PMOS pipe P7, the 6th NMOS pipe N6 and the 7th NMOS pipe N7; First or the door O1 first signal input part be the reset signal input R of clock CMOS logic D-latch unit 3; First or the door O1 first signal input part be connected with the signal output part of input inversion circuit 2; The drain electrode of the drain electrode of the drain electrode of the drain electrode of the 5th PMOS pipe P5, the 7th PMOS pipe P7, the 4th NMOS pipe N4, the 6th NMOS pipe N6 all is connected with first or the secondary signal input of an O1; First or the door O1 signal output part be connected with first signal input part of the second NAND gate U2; The secondary signal input of the second NAND gate U2 is connected with asserts signal sn, and the signal output part of the second NAND gate U2 is the signal output part out1 of clock CMOS logic D-latch unit 3, and the signal output part of the second NAND gate U2 is connected with the signal input part in1 of output negative circuit 4; The grid three of the grid of the signal output part of the second NAND gate U2 and the 6th PMOS pipe P6 and the 7th NMOS pipe N7 is connected, the source electrode that the source electrode of the 4th PMOS pipe P4 and the 6th PMOS manage P6 all with power positive end V DDBe connected; The grid of the grid of the 4th PMOS pipe P4, the 5th NMOS pipe N5 all is connected with input data signal D; The drain electrode of the 4th PMOS pipe P4 is connected with the source electrode of the 5th PMOS pipe P5; The grid of the grid of the 5th PMOS pipe P5, the 6th NMOS pipe N6 is the complementary pulse signal input terminal Xb of clock CMOS logic D-latch unit 3; The grid of the grid of the 5th PMOS pipe P5, the 6th NMOS pipe N6 all is connected with the complementary pulse signal output end xb of low-power consumption short pulse generation circuit 1; The grid of the grid of the 4th NMOS pipe N4, the 7th PMOS pipe P7 is the pulse signal input terminal X of clock CMOS logic D-latch unit 3; The grid of the grid of the 4th NMOS pipe N4, the 7th PMOS pipe P7 all is connected with the pulse signal output end x of low-power consumption short pulse generation circuit 1, and the source electrode of the 4th NMOS pipe N4 is connected with the drain electrode of the 5th NMOS pipe N5, and the drain electrode of the 6th PMOS pipe P6 is connected with the source electrode of the 7th PMOS pipe P7; The source electrode of the 6th NMOS pipe N6 is connected with the drain electrode of the 7th NMOS pipe N7, the source grounding of the source electrode of the 5th NMOS pipe N5 and the 7th NMOS pipe N7.
Output negative circuit 4 comprises the 3rd inverter I3, the 4th inverter I4 and the 5th inverter I5; The signal input part of the signal input part of the 3rd inverter I3, the 5th inverter I5 is connected with the signal input part in1 three of output negative circuit 4; The signal output part of the 3rd inverter I3 is connected with the signal input part of the 4th inverter I4; The signal output part of the 4th inverter I4 is connected with the first signal output part Q; The signal output part of the 5th inverter I5 is connected with secondary signal output Qb; The substrate of the substrate of the substrate of the substrate of the substrate of the substrate of the substrate of the one PMOS pipe P1, the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the 4th PMOS pipe P4, the 5th PMOS pipe P5, the 6th PMOS pipe P6 and the 7th PMOS pipe P7 all meets power positive end VDD, the substrate of the substrate of the substrate of NMOS pipe N1, the 2nd NMOS pipe N2, the substrate of the 3rd NMOS pipe N3, the 4th NMOS pipe N4, the substrate of the 5th NMOS pipe N5, the substrate of the 6th NMOS pipe N6 and the equal ground connection of substrate of the 7th NMOS pipe N7.
Embodiment five: other parts are identical with embodiment four, and its difference is: the channel length of the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length of the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3 is 1.3 times of minimum channel length under the PTM 90nm standard technology.
Embodiment six: other parts are identical with embodiment four, and its difference is: the channel length of the channel length of the channel length of the 2nd PMOS pipe P2, the 3rd PMOS pipe P3, the channel length of the 2nd NMOS pipe N2 and the 3rd NMOS pipe N3 is 1.4 times of minimum channel length under the PTM 45nm standard technology.
The operation principle of low-power consumption impulse type d type flip flop circuit of the present invention is following:
When asserts signal sn=0; Input data signal D, reset signal rn and clock signal clk do not influence the output signal, and the output signal of the first inclusive NAND door OAI1 is a high level, through the 3rd inverter I3 and the 4th inverter I4; Output signal Q charges to high level, realizes the dataset function.
When asserts signal sn=1, reset signal rn=0; Input data signal D and clock signal clk do not influence the output signal, and first inclusive NAND door OAI1 output signal is a low level, through the 3rd inverter I3 and the 4th inverter I4; Output signal Q charges to low level, realizes the data reset function.
When asserts signal sn=1, reset signal rn=1, the first inclusive NAND door OAI1 is equivalent to inverter.When x=0, xb=1; The 4th PMOS pipe P4, the 5th NMOS pipe N5 close; Input clock inverter is equivalent to and ends, and input data signal D is equivalent to shielding outside, and the 7th PMOS pipe P7, the 6th NMOS pipe N6 open; Feedback clock inverter is equivalent to inverter, and the output signal passes through cross coupling inverter to realizing data static latch function.When x=1, xb=0; The 7th PMOS pipe P7, the 6th NMOS pipe N6 close; Feedback clock inverter is equivalent to and ends; The 4th PMOS pipe P4, the 5th NMOS pipe N5 open, and input clock inverter is equivalent to inverter, and input data signal D passes to output signal Q through four inverters and realizes data assignment function.
The asynchronous set that the present invention proposes, the advantage of reset pulse type d type flip flop are: at first, circuit structure is simple, and the inside circuit node discharges and recharges less, compares with traditional asynchronous set, restoration type d type flip flop and can reduce power consumption effectively; Secondly, asynchronous set of the present invention, reset pulse type d type flip flop adopt the short pulse that proposes to produce circuit, compare with conventional trigger device circuit and can reduce by 4 transistorized quantity.
For asynchronous set more proposed by the invention, reset pulse type d type flip flop performance characteristics with respect to traditional asynchronous set, the d type flip flop that resets; We adopt SMIC 130nm, PTM 90nm and PTM 45nm standard technology; Wherein, the minimum channel length of PMOS pipe and NMOS pipe is respectively 130nm, 90nm and 50nm under SMIC 130nm, PTM 90nm and the PTM 45nm standard technology.Use circuit simulation tools HSPICE that two kinds of circuit structures have been carried out the emulation comparative analysis.
Be respectively low-power consumption impulse type d type flip flop of the present invention shown in table 4, table 5 and the table 6, following performance with traditional d type flip flop based on SMIC 130nm, 90nm and 45nm standard technology compares.
Under the table 4SMIC 130nm standard technology, the performance of the present invention and traditional d type flip flop relatively
Figure BDA0000121785000000111
Under the table 5PTM 90nm standard technology, the performance of the present invention and traditional d type flip flop relatively
Figure BDA0000121785000000112
Under the table 6PTM 45nm standard technology, the performance of the present invention and traditional d type flip flop relatively
From table 4, calculate and can know, based on SMIC 130nm standard technology, the power consumption of d type flip flop of the present invention is 1.8074uW, compares with traditional d type flip flop, and total power consumption reduces 2.09%; From table 5, calculate and can know, based on the PTM90nm standard technology, the power consumption of d type flip flop of the present invention is 1.8085uW, compares with traditional d type flip flop, and total power consumption reduces 0.844%; From table 6, calculate and can know, based on PTM 45nm standard technology, the power consumption of d type flip flop of the present invention is 0.8541uW, compares with traditional d type flip flop, and total power consumption reduces 1.83%.
Simulation waveform is respectively like Fig. 8, Fig. 9 and shown in Figure 10, and the table of comparisons 7 results show that the function of low-power consumption impulse type d type flip flop of the present invention is correct.
The state transition table of asynchronous set, the d type flip flop that resets is as shown in table 7.
Table 7 asynchronous set, the d type flip flop state transition table resets
Figure BDA0000121785000000122

Claims (8)

1.一种低功耗短脉冲产生电路，其特征在于：包括第一PMOS管、第一NMOS管、第一与非门和第一反相器，所述的第一PMOS管的源极与电源正端相连接，所述的第一与非门的第一信号输入端、所述的第一PMOS管的漏极及所述的第一NMOS管的漏极三者相连接，所述的第一与非门的第二信号输入端与所述的第一PMOS管的栅极相连接，所述的第一NMOS管的源极接地，所述的第一与非门的信号输出端、所述的第一反相器的信号输入端及互补脉冲信号输出端三者相连接，所述的第一反相器的信号输出端、所述的第一NMOS管的栅极及所述的脉冲信号输出端三者相连接，所述的第一PMOS管的栅极与时钟信号相连接。1. A low-power short pulse generation circuit, characterized in that: comprise the first PMOS transistor, the first NMOS transistor, the first NAND gate and the first inverter, the source electrode of the first PMOS transistor and The positive terminal of the power supply is connected, the first signal input terminal of the first NAND gate, the drain of the first PMOS transistor and the drain of the first NMOS transistor are connected, and the The second signal input end of the first NAND gate is connected to the gate of the first PMOS transistor, the source of the first NMOS transistor is grounded, and the signal output end of the first NAND gate, The signal input end of the first inverter and the complementary pulse signal output end are connected to each other, the signal output end of the first inverter, the gate of the first NMOS transistor and the The pulse signal output ends are connected to each other, and the gate of the first PMOS transistor is connected to the clock signal. 2.根据权利要求1所述的一种低功耗短脉冲产生电路，其特征在于：所述的第一与非门由第二PMOS管、第三PMOS管、第二NMOS管及第三NMOS管组成，所述的第二PMOS管的源极、所述的第三PMOS管的源极均与电源正端相连接，所述的第二PMOS管的漏极、所述的第三PMOS管的漏极、所述的第二NMOS管的漏极及所述的互补脉冲信号输出端四者相连接，所述的第二NMOS管的源极与所述的第三NMOS管的漏极相连接，所述的第三NMOS管的源极接地，所述的第三PMOS管的栅极、所述的第三NMOS管的栅极均为所述的第一与非门的第一信号输入端，所述的第三PMOS管的栅极、所述的第三NMOS管的栅极、所述的第一PMOS管的漏极及所述的第一NMOS管的漏极四者相连接，所述的第二PMOS管的栅极、所述的第二NMOS管的栅极均为所述的第一与非门的第二信号输入端，所述的第二PMOS管的栅极、所述的第二NMOS管的栅极及所述的第一PMOS管的栅极均与时钟信号相连接，所述的第二PMOS管的沟道长度、所述的第三PMOS管的沟道长度、所述的第二NMOS管的沟道长度及所述的第三NMOS管的沟道长度均为标准工艺下最小沟道长度的1.15～1.4倍。2. A kind of low-power short pulse generating circuit according to claim 1, characterized in that: said first NAND gate is composed of a second PMOS transistor, a third PMOS transistor, a second NMOS transistor and a third NMOS transistor. Tube composition, the source of the second PMOS tube, the source of the third PMOS tube are connected to the positive terminal of the power supply, the drain of the second PMOS tube, the third PMOS tube The drain of the second NMOS tube, the drain of the second NMOS tube and the output end of the complementary pulse signal are connected, and the source of the second NMOS tube is connected to the drain of the third NMOS tube. connected, the source of the third NMOS transistor is grounded, the gate of the third PMOS transistor and the gate of the third NMOS transistor are both the first signal input of the first NAND gate end, the gate of the third PMOS transistor, the gate of the third NMOS transistor, the drain of the first PMOS transistor and the drain of the first NMOS transistor are connected, The gate of the second PMOS transistor and the gate of the second NMOS transistor are both the second signal input terminals of the first NAND gate, and the gate of the second PMOS transistor and the gate of the second NMOS transistor are The grid of the second NMOS tube and the grid of the first PMOS tube are connected with the clock signal, the channel length of the second PMOS tube, the channel length of the third PMOS tube , The channel length of the second NMOS transistor and the channel length of the third NMOS transistor are both 1.15-1.4 times the minimum channel length under the standard process. 3.一种低功耗脉冲型D触发器，其特征在于：包括低功耗短脉冲产生电路、输入反相电路、钟控CMOS逻辑D锁存器单元和输出反相电路，所述的低功耗短脉冲产生电路的互补脉冲信号输出端与所述的钟控CMOS逻辑D锁存器单元的互补脉冲信号输入端相连接，所述的低功耗短脉冲产生电路的脉冲信号输出端与所述的钟控CMOS逻辑D锁存器单元的脉冲信号输入端相连接，所述的输入反相电路的信号输出端与所述的钟控CMOS逻辑D锁存器单元的复位信号输入端相连接，所述的钟控CMOS逻辑D锁存器单元的信号输出端与所述的输出反相电路的信号输入端相连接。3. a kind of low power consumption pulse type D flip-flop, it is characterized in that: comprise low power consumption short pulse generation circuit, input inverting circuit, clock control CMOS logic D latch unit and output inverting circuit, described low The complementary pulse signal output end of the power consumption short pulse generation circuit is connected with the complementary pulse signal input end of the clocked CMOS logic D latch unit, and the pulse signal output end of the low power consumption short pulse generation circuit is connected with the The pulse signal input end of the described clocked CMOS logic D latch unit is connected, and the signal output end of the described input inverter circuit is in phase with the reset signal input end of the described clocked CMOS logic D latch unit. connected, the signal output end of the clocked CMOS logic D latch unit is connected with the signal input end of the output inverter circuit. 4.根据权利要求3所述的一种低功耗脉冲型D触发器，其特征在于：所述的低功耗短脉冲产生电路包括第一PMOS管、第一NMOS管、第一与非门和第一反相器，所述的第一PMOS管的源极与电源正端相连接，所述的第一与非门的第一信号输入端、所述的第一PMOS管的漏极及所述的第一NMOS管的漏极三者相连接，所述的第一与非门的第二信号输入端与所述的第一PMOS管的栅极相连接，所述的第一NMOS管的源极接地，所述的第一与非门的信号输出端、所述的第一反相器的信号输入端及所述的低功耗短脉冲产生电路的互补脉冲信号输出端三者相连接，所述的第一反相器的信号输出端、所述的第一NMOS管的栅极及所述的低功耗短脉冲产生电路的脉冲信号输出端三者相连接，所述的第一PMOS管的栅极与时钟信号相连接。4. A low-power pulse type D flip-flop according to claim 3, characterized in that: said low-power short pulse generating circuit comprises a first PMOS transistor, a first NMOS transistor, a first NAND gate and the first inverter, the source of the first PMOS transistor is connected to the positive power supply terminal, the first signal input terminal of the first NAND gate, the drain of the first PMOS transistor and The drains of the first NMOS transistor are connected to each other, the second signal input end of the first NAND gate is connected to the gate of the first PMOS transistor, and the first NMOS transistor The source of the first NAND gate is grounded, the signal output end of the first NAND gate, the signal input end of the first inverter and the complementary pulse signal output end of the low-power short pulse generation circuit are in phase connected, the signal output end of the first inverter, the gate of the first NMOS transistor and the pulse signal output end of the low-power short pulse generating circuit are connected, and the first The gate of a PMOS transistor is connected with the clock signal. 5.根据权利要求4所述的一种低功耗脉冲型D触发器，其特征在于：所述的第一与非门由第二PMOS管、第三PMOS管、第二NMOS管及第三NMOS管组成，所述的第二PMOS管的源极、所述的第三PMOS管的源极均与电源正端相连接，所述的第二PMOS管的漏极、所述的第三PMOS管的漏极、所述的第二NMOS管的漏极及所述的低功耗短脉冲产生电路的互补脉冲信号输出端四者相连接，所述的第二NMOS管的源极与所述的第三NMOS管的漏极相连接，所述的第三NMOS管的源极接地，所述的第三PMOS管的栅极、所述的第三NMOS管的栅极均为所述的第一与非门的第一信号输入端，所述的第三PMOS管的栅极、所述的第三NMOS管的栅极、所述的第一PMOS管的漏极及所述的第一NMOS管的漏极四者相连接，所述的第二PMOS管的栅极、所述的第二NMOS管的栅极均为所述的第一与非门的第二信号输入端，所述的第二PMOS管的栅极、所述的第二NMOS管的栅极及所述的第一PMOS管的栅极均与时钟信号相连接，所述的第二PMOS管的沟道长度、所述的第三PMOS管的沟道长度、所述的第二NMOS管的沟道长度及所述的第三NMOS管的沟道长度均为标准工艺下最小沟道长度的1.15～1.4倍。5. A kind of low power consumption pulse type D flip-flop according to claim 4, it is characterized in that: described first NAND gate is made of second PMOS transistor, the 3rd PMOS transistor, the 2nd NMOS transistor and the 3rd NMOS transistor Composed of NMOS tubes, the source of the second PMOS tube and the source of the third PMOS tube are connected to the positive terminal of the power supply, the drain of the second PMOS tube, the third PMOS tube The drain of the tube, the drain of the second NMOS tube and the complementary pulse signal output end of the low-power short pulse generating circuit are connected to each other, and the source of the second NMOS tube is connected to the source of the second NMOS tube. The drain of the third NMOS transistor is connected, the source of the third NMOS transistor is grounded, the gate of the third PMOS transistor and the gate of the third NMOS transistor are the first A first signal input terminal of a NAND gate, the gate of the third PMOS transistor, the gate of the third NMOS transistor, the drain of the first PMOS transistor and the first NMOS transistor The drains of the transistors are connected to each other, the gate of the second PMOS transistor and the gate of the second NMOS transistor are both the second signal input terminals of the first NAND gate, and the gate of the second NMOS transistor is the second signal input terminal of the first NAND gate. The grid of the second PMOS transistor, the grid of the second NMOS transistor and the grid of the first PMOS transistor are all connected to the clock signal, the channel length of the second PMOS transistor, the The channel length of the third PMOS transistor, the channel length of the second NMOS transistor and the channel length of the third NMOS transistor are all 1.15-1.4 times of the minimum channel length under the standard process. 6.根据权利要求3所述的一种低功耗脉冲型D触发器，其特征在于：所述的输入反相电路包括第二反相器，所述的第二反相器的信号输出端为所述的输入反相电路的信号输出端，所述的第二反相器的信号输出端与所述的钟控CMOS逻辑D锁存器单元的复位信号输入端相连接，所述的第二反相器的信号输入端与复位信号相连接。6. A kind of low power consumption pulse type D flip-flop according to claim 3, is characterized in that: described input inverting circuit comprises the second inverter, the signal output end of described second inverter It is the signal output end of the input inverter circuit, the signal output end of the second inverter is connected with the reset signal input end of the clocked CMOS logic D latch unit, and the first The signal input terminals of the two inverters are connected with the reset signal. 7.根据权利要求3所述的一种低功耗脉冲型D触发器，其特征在于：所述的钟控CMOS逻辑D锁存器单元包括输入钟控反相器单元、第一或与非门和反馈钟控反相器单元，所述的输入钟控反相器单元包括第四PMOS管、第五PMOS管、第四NMOS管和第五NMOS管，所述的第一或与非门包括第一或门和第二与非门，所述的反馈钟控反相器单元包括第六PMOS管、第七PMOS管、第六NMOS管和第七NMOS管，所述的第一或门的第一信号输入端为所述的钟控CMOS逻辑D锁存器单元的复位信号输入端，所述的第一或门的第一信号输入端与所述的输入反相电路的信号输出端相连接，所述的第五PMOS管的漏极、所述的第七PMOS管的漏极、所述的第四NMOS管的漏极、所述的第六NMOS管的漏极均与所述的第一或门的第二信号输入端相连接，所述的第一或门的信号输出端与所述的第二与非门的第一信号输入端相连接，所述的第二与非门的第二信号输入端与置位信号相连接，所述的第二与非门的信号输出端为所述的钟控CMOS逻辑D锁存器单元的信号输出端，所述的第二与非门的信号输出端与所述的输出反相电路的信号输入端相连接，所述的第二与非门的信号输出端与所述的第六PMOS管的栅极及所述的第七NMOS管的栅极三者相连接，所述的第四PMOS管的源极与所述的第六PMOS管的源极均与电源正端相连接，所述的第四PMOS管的栅极、所述的第五NMOS管的栅极均与输入数据信号相连接，所述的第四PMOS管的漏极与所述的第五PMOS管的源极相连接，所述的第五PMOS管的栅极、所述的第六NMOS管的栅极均为所述的钟控CMOS逻辑D锁存器单元的互补脉冲信号输入端，所述的第五PMOS管的栅极、所述的第六NMOS管的栅极均与所述的低功耗短脉冲产生电路的互补脉冲信号输出端相连接，所述的第四NMOS管的栅极、所述的第七PMOS管的栅极均为所述的钟控CMOS逻辑D锁存器单元的脉冲信号输入端，所述的第四NMOS管的栅极、所述的第七PMOS管的栅极均与所述的低功耗短脉冲产生电路的脉冲信号输出端相连接，所述的第四NMOS管的源极与所述的第五NMOS管的漏极相连接，所述的第六PMOS管的漏极与所述的第七PMOS管的源极相连接，所述的第六NMOS管的源极与所述的第七NMOS管的漏极相连接，所述的第五NMOS管的源极与所述的第七NMOS管的源极均接地。7. A kind of low power consumption pulse type D flip-flop according to claim 3, it is characterized in that: described clocked CMOS logic D latch unit comprises input clocked inverter unit, first OR and NOT Gate and feedback clocked inverter unit, the input clocked inverter unit includes a fourth PMOS transistor, a fifth PMOS transistor, a fourth NMOS transistor and a fifth NMOS transistor, the first NOR gate Including a first OR gate and a second NAND gate, the feedback clocked inverter unit includes a sixth PMOS transistor, a seventh PMOS transistor, a sixth NMOS transistor and a seventh NMOS transistor, and the first OR gate The first signal input end of the first signal input end is the reset signal input end of the clocked CMOS logic D latch unit, the first signal input end of the first OR gate and the signal output end of the input inverting circuit connected, the drain of the fifth PMOS transistor, the drain of the seventh PMOS transistor, the drain of the fourth NMOS transistor, and the drain of the sixth NMOS transistor are all connected to the drain of the sixth NMOS transistor The second signal input end of the first OR gate is connected, the signal output end of the first OR gate is connected with the first signal input end of the second NAND gate, and the second NAND gate The second signal input terminal of the gate is connected with the setting signal, and the signal output terminal of the second NAND gate is the signal output terminal of the clocked CMOS logic D latch unit, and the second NAND gate The signal output end of the NOT gate is connected with the signal input end of the output inverter circuit, and the signal output end of the second NAND gate is connected with the gate of the sixth PMOS transistor and the seventh PMOS transistor. The gates of the NMOS transistors are connected to each other, the source of the fourth PMOS transistor and the source of the sixth PMOS transistor are connected to the positive power supply terminal, the gate of the fourth PMOS transistor, The gate of the fifth NMOS transistor is connected to the input data signal, the drain of the fourth PMOS transistor is connected to the source of the fifth PMOS transistor, and the drain of the fifth PMOS transistor is connected to the source of the fifth PMOS transistor. The gate and the gate of the sixth NMOS transistor are complementary pulse signal input ends of the clocked CMOS logic D latch unit, and the gate of the fifth PMOS transistor and the sixth The gates of the NMOS transistors are all connected to the complementary pulse signal output terminals of the low-power short pulse generating circuit, the gates of the fourth NMOS transistor and the seventh PMOS transistor are all The pulse signal input terminal of the clock-controlled CMOS logic D latch unit, the grid of the fourth NMOS transistor and the grid of the seventh PMOS transistor are all connected with the low-power short pulse generation circuit connected to the pulse signal output end of the fourth NMOS transistor, the source of the fourth NMOS transistor is connected to the drain of the fifth NMOS transistor, and the drain of the sixth PMOS transistor is connected to the seventh PMOS transistor The source of the sixth NMOS transistor is connected to the drain of the seventh NMOS transistor, the source of the fifth NMOS transistor is connected to the source of the seventh NMOS transistor pole evenly grounded. 8.根据权利要求3所述的一种低功耗脉冲型D触发器，其特征在于：所述的输出反相电路包括第三反相器、第四反相器和第五反相器，所述的第三反相器的信号输入端、所述的第五反相器的信号输入端与所述的输出反相电路的信号输入端三者相连接，所述的第三反相器的信号输出端与所述的第四反相器的信号输入端相连接，所述的第四反相器的信号输出端与第一信号输出端相连接，所述的第五反相器的信号输出端与第二信号输出端相连接。8. A kind of low power consumption pulse type D flip-flop according to claim 3, is characterized in that: described output inverter circuit comprises the 3rd inverter, the 4th inverter and the 5th inverter, The signal input end of the third inverter, the signal input end of the fifth inverter are connected with the signal input end of the output inverter circuit, and the third inverter The signal output end of the described fourth inverter is connected with the signal input end, the signal output end of the fourth inverter is connected with the first signal output end, and the signal output end of the fifth inverter is connected The signal output end is connected with the second signal output end.
CN201110426084.1A 2011-12-19 2011-12-19 Low-power-consumption pulse type D trigger Expired - Fee Related CN102437836B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110426084.1A CN102437836B (en) 2011-12-19 2011-12-19 Low-power-consumption pulse type D trigger

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110426084.1A CN102437836B (en) 2011-12-19 2011-12-19 Low-power-consumption pulse type D trigger

Publications (2)

Publication Number Publication Date
CN102437836A true CN102437836A (en) 2012-05-02
CN102437836B CN102437836B (en) 2014-07-23

Family

ID=45985736

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110426084.1A Expired - Fee Related CN102437836B (en) 2011-12-19 2011-12-19 Low-power-consumption pulse type D trigger

Country Status (1)

Country Link
CN (1) CN102437836B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103023484A (en) * 2012-12-03 2013-04-03 无锡海威半导体科技有限公司 Ultra-low power consumption key scanning state selection circuit
CN104009752A (en) * 2013-02-22 2014-08-27 辉达公司 Low clock energy double-edge-triggered flip-flop circuit
CN104202032A (en) * 2014-07-04 2014-12-10 东南大学 Single-phase clock low-level asynchronous reset low-power consumption trigger and control method thereof
CN105897227A (en) * 2016-04-13 2016-08-24 杨明 Trigger and pwm modulation circuit
CN107222187A (en) * 2017-04-18 2017-09-29 宁波大学 A kind of short pulse type d type flip flop based on FinFET
CN108667446A (en) * 2018-04-02 2018-10-16 中国科学院微电子研究所 SR latch
CN110995246A (en) * 2019-11-28 2020-04-10 重庆中易智芯科技有限责任公司 Low-power-consumption full adder circuit with reset function
CN111697965A (en) * 2019-03-14 2020-09-22 澜起科技股份有限公司 High speed phase frequency detector
CN115714590A (en) * 2022-11-25 2023-02-24 珠海凌烟阁芯片科技有限公司 Pulse generating circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020140481A1 (en) * 2001-03-28 2002-10-03 Tschanz James W. Dual edge-triggered explicit pulse generator circuit
CN101079614A (en) * 2007-06-18 2007-11-28 清华大学 Low power consumption clock swing range D trigger
CN101119107A (en) * 2007-09-25 2008-02-06 苏州市华芯微电子有限公司 Low-power consumption non-overlapping four-phase clock circuit and implementing method
CN101777907A (en) * 2009-12-31 2010-07-14 宁波大学 Low-power dissipation RS latch unit and low-power dissipation master-slave D flip-flop

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020140481A1 (en) * 2001-03-28 2002-10-03 Tschanz James W. Dual edge-triggered explicit pulse generator circuit
CN101079614A (en) * 2007-06-18 2007-11-28 清华大学 Low power consumption clock swing range D trigger
CN101119107A (en) * 2007-09-25 2008-02-06 苏州市华芯微电子有限公司 Low-power consumption non-overlapping four-phase clock circuit and implementing method
CN101777907A (en) * 2009-12-31 2010-07-14 宁波大学 Low-power dissipation RS latch unit and low-power dissipation master-slave D flip-flop

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
SHINICHI KOZU等: "《A 100 MHz, 0.4 W RISC processor with 200 MHz multiply adder， using pulse-register technique》", 《IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE》 *
戴燕云: "《基于脉冲技术低功耗高性能触发器设计》", 《中国博士学位论文全文数据库》 *

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103023484A (en) * 2012-12-03 2013-04-03 无锡海威半导体科技有限公司 Ultra-low power consumption key scanning state selection circuit
CN104009752B (en) * 2013-02-22 2017-11-17 辉达公司 The flip-flop circuit of low clock energy double edge trigger
CN104009752A (en) * 2013-02-22 2014-08-27 辉达公司 Low clock energy double-edge-triggered flip-flop circuit
CN104202032A (en) * 2014-07-04 2014-12-10 东南大学 Single-phase clock low-level asynchronous reset low-power consumption trigger and control method thereof
CN104202032B (en) * 2014-07-04 2017-04-19 东南大学 Single-phase clock low-level asynchronous reset low-power consumption trigger and control method thereof
CN105897227A (en) * 2016-04-13 2016-08-24 杨明 Trigger and pwm modulation circuit
CN107222187A (en) * 2017-04-18 2017-09-29 宁波大学 A kind of short pulse type d type flip flop based on FinFET
CN107222187B (en) * 2017-04-18 2020-08-14 宁波大学 A short-pulse D flip-flop based on FinFET device
CN108667446A (en) * 2018-04-02 2018-10-16 中国科学院微电子研究所 SR latch
CN111697965A (en) * 2019-03-14 2020-09-22 澜起科技股份有限公司 High speed phase frequency detector
CN111697965B (en) * 2019-03-14 2023-03-24 澜起科技股份有限公司 High speed phase frequency detector
CN110995246A (en) * 2019-11-28 2020-04-10 重庆中易智芯科技有限责任公司 Low-power-consumption full adder circuit with reset function
CN110995246B (en) * 2019-11-28 2022-09-16 重庆中易智芯科技有限责任公司 Low-power-consumption full adder circuit with reset function
CN115714590A (en) * 2022-11-25 2023-02-24 珠海凌烟阁芯片科技有限公司 Pulse generating circuit
CN115714590B (en) * 2022-11-25 2024-11-22 珠海凌烟阁芯片科技有限公司 A pulse generating circuit

Also Published As

Publication number Publication date
CN102437836B (en) 2014-07-23

Similar Documents

Publication Publication Date Title
CN102437836B (en) Low-power-consumption pulse type D trigger
CN101621295B (en) Three-value clock control heat insulation logic circuit of double-power clock
CN105162441A (en) High-speed low-power-consumption dynamic comparator
CN101777907A (en) Low-power dissipation RS latch unit and low-power dissipation master-slave D flip-flop
CN102082561B (en) SOI (silicon on insulator) clock double-edge static D type trigger
CN105958994A (en) Subthreshold level shifter having wide input voltage range
CN104333351A (en) High-speed master-slave D flip-flop with reset structure
CN105763172A (en) Trigger of high speed and low power consumption
CN104333356B (en) The QB02 circuit units of four two-value clocks conversion
Pandey et al. Keeper effect on nano scale silicon domino logic transistors
CN106160744A (en) A kind of high speed dynamic latch comparator applied in low voltage environment
CN110798201B (en) A high-speed withstand voltage level conversion circuit
CN102386908B (en) Heat insulation domino circuit and heat insulation domino ternary AND gate circuit
CN109525222A (en) A kind of single phase clock Double-edge D trigger
CN102624378B (en) A low-power domino ternary word operation circuit
CN102394638B (en) Ternary adiabatic JKL flip-flop and adiabatic novenary asynchronous counter
CN105958975B (en) A kind of pulse-type D flip-flop based on FinFET
CN104320128A (en) QBC23 circuit based on CMOS
CN1758537B (en) Low Leakage Low Clock Signal Swing Condition Precharge CMOS Flip-Flops
CN103716014B (en) A kind of difference type dual-edge trigger based on neuron mos pipe designs
CN202435358U (en) D flip-flop based on SET/MOS hybrid structure
CN206237376U (en) Difference type based on floating-gate MOS tube is unilateral along T triggers
Jain et al. Sinusoidal power clock based PFAL
CN105187045A (en) Dynamic latch with pull-up PMOS (P-channel Metal Oxide Semiconductor) transistor of high-speed circuit
Hu et al. Near-threshold full adders for ultra low-power applications

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140723

Termination date: 20161219

CF01 Termination of patent right due to non-payment of annual fee