CN102170227A - Self-adaptive power tube adjusting circuit and method - Google Patents
Self-adaptive power tube adjusting circuit and method Download PDFInfo
- Publication number
- CN102170227A CN102170227A CN2011101092276A CN201110109227A CN102170227A CN 102170227 A CN102170227 A CN 102170227A CN 2011101092276 A CN2011101092276 A CN 2011101092276A CN 201110109227 A CN201110109227 A CN 201110109227A CN 102170227 A CN102170227 A CN 102170227A
- Authority
- CN
- China
- Prior art keywords
- power
- output
- power tube
- logic unit
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 230000003044 adaptive effect Effects 0.000 claims abstract description 35
- 230000001105 regulatory effect Effects 0.000 claims abstract description 27
- 230000001276 controlling effect Effects 0.000 claims description 3
- 230000008676 import Effects 0.000 claims description 3
- 230000001939 inductive effect Effects 0.000 description 7
- 238000007792 addition Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Landscapes
- Dc-Dc Converters (AREA)
Abstract
本发明公开了一种自适应功率管调节电路及方法。本发明针对现有的脉宽调制模式下开关稳压电源系统功耗过高的问题，提出了一种自适应功率管调节电路，包括驱动及驱动逻辑单元、时间数字转换器和控制逻辑单元，通过时间数字转换器和控制逻辑单元，比较PWM波的脉宽，间接比较了不同功率管控制码下的系统功耗，输出PWM波脉宽最小的功率管控制码，进而找到最佳的功率管导通的数目，在输出功率不变的情况下，减小输入功率，降低系统功耗，提高系统效率。此外，基于自适应功率管调节电路，本发明还提出了一种自适应功率管调节方法。
The invention discloses an adaptive power tube adjustment circuit and method. The present invention aims at the problem of high power consumption of the switching regulated power supply system under the existing pulse width modulation mode, and proposes an adaptive power tube regulating circuit, including a driving and driving logic unit, a time-to-digital converter and a control logic unit, Through the time-to-digital converter and the control logic unit, compare the pulse width of the PWM wave, indirectly compare the system power consumption under different power tube control codes, output the power tube control code with the smallest PWM wave pulse width, and then find the best power tube The number of conductions, in the case of constant output power, reduces input power, reduces system power consumption, and improves system efficiency. In addition, based on the adaptive power tube adjustment circuit, the present invention also proposes an adaptive power tube adjustment method.
Description
Technical field
The invention belongs to power technique fields, relate to a kind of Buck circuit that is applied under the pwm pattern.
Background technology
Switching power supply often adopts PWM mode PWM (Pulse Width Modulation), makes the output voltage of converter keep stable by negative feedback control loop.The PWM specific implementation is: change if the variation of input voltage or load causes output voltage, sample circuit is sampled to output voltage, and itself and reference voltage are compared, and then decides the width of pulse according to variation, makes output voltage stabilization.When converter output voltage during, pulsewidth will be reduced greater than reference voltage; Otherwise, then increase pulsewidth, make the output voltage stabilization of converter thus.
In order to improve the efficient of switching power converters, reduce the power tube loss, more advanced power tube Driving technique has the resonant power technology that applies to high-power system to reach the soft switch of power tube and synchronous rectifier at present; The resonant drive technology drives recycling of energy to reach to power tube, reduces drive loss; Polyphase source, the switching tube that the multichannel topology of parallel connection is used to have out of phase difference drive signal is controlled, thus the raising system reduces ripple current to the adaptive capacity of load variations; Double frequency switch power technology etc.In low-voltage, small-power, the PIC field of high integration, owing to be subjected to system bulk, and peripheral component quantity, the restriction of conditions such as application cost, above-mentioned Driving technique is not suitable for.And the technology that adopts the digital circuit assist control has and is easy to integrated and the lower characteristics of cost price, can satisfy above requirement.
Summary of the invention
The objective of the invention is to have proposed a kind of adaptive power regulating circuit and method in order to solve the too high problem of switching power supply system power dissipation under the existing PWM mode.
Detailed technology scheme of the present invention: a kind of adaptive power regulating circuit, comprise and drive and drive logical block, time-to-digit converter and control logic unit, wherein, the PWM input of the input of time-to-digit converter and driving and driving logical block is used to import outside PWM ripple, the output of time-to-digit converter is connected with the input of control logic unit, the output of control logic unit is connected with the power tube control code input of driving and driving logical block, and the output that drives and drive logical block is the output of adaptive power regulating circuit and is used for the power controlling pipe.
Wherein, described control logic unit is used for power output pipe control code, after described adaptive power regulating circuit resets, the maximum N=Nmax of power output pipe control code, wherein Nmax is the value that the control logic unit presets, and the register initial value of setting described time-to-digit converter is M, is output as K, the power tube control code is from subtracting N=N-1; Time-to-digit converter is used to detect PWM ripple pulsewidth, output K, if K＜M, the power tube control code continues to subtract certainly, and N=N-1, M=K, time-to-digit converter detect and are used for PWM ripple pulsewidth; If K＞M, the power tube control code is from adding, and N=N+1, time-to-digit converter detect and be used for PWM ripple pulsewidth.
Further, described control logic unit is realized with the ASIC application-specific integrated circuit (ASIC) by hardware description language.
Further, described driving and driving logical block comprise driver element and drive logical block, wherein, drive logical block and comprise decoder and P NAND gate, and wherein, P is the power tube number, and P is no more than 2
Nmax, the output of decoder links to each other with an input of P NAND gate respectively, and another input of P NAND gate is as the PWM input that drives and drive logical block.
Adaptive power control method based on above-mentioned adaptive power regulating circuit comprises the steps:
After step 1. adaptive power regulating circuit resets, the maximum N=Nmax of control logic unit power output pipe control code, wherein Nmax is the fixed value of control logic unit internal preset, the register initial value of setting described time-to-digit converter is M, be output as K, the power tube control code is from subtracting N=N-1;
Step 3. is as if K＜M, and the power tube control code continues to subtract certainly, N=N-1, and M=K returns step 2; If K＞M, the power tube control code is from adding, and N=N+1 returns step 2.
Beneficial effect of the present invention: the adaptive power regulating circuit and the method that the invention provides a kind of DC-DC of being used for converter, by time-to-digit converter and control logic unit, the pulsewidth that compares the PWM ripple, compared the system power dissipation under the different capacity pipe control code indirectly, output PWM ripple pulsewidth minimal power pipe control code, and then find the number of best power tube conducting, under the constant situation of power output, reduce input power, reduce system power dissipation, improve system effectiveness, and the circuit among the present invention is digital circuit, oneself power consumption is low, and chip occupying area is little.
Description of drawings:
Fig. 1 is an adaptive power regulating circuit structural representation of the present invention.
Fig. 2 is the time-to-digit converter structural representation of the embodiment of the invention.
Fig. 3 is the driving and the logic module structure signal thereof of the embodiment of the invention.
Fig. 4 is an adaptive power control method schematic flow sheet of the present invention.
Fig. 5 is the output of embodiment of the invention inductive current and power tube current waveform schematic diagram when stablizing.
Embodiment
The invention will be further elaborated below in conjunction with accompanying drawing and specific embodiment.
As shown in Figure 1, a kind of adaptive power regulating circuit, comprise and drive and drive logical block, time-to-digit converter and control logic unit, wherein, the PWM input of the input of time-to-digit converter and driving and driving logical block is used to import outside PWM ripple, the output of time-to-digit converter is connected with the input of control logic unit, the output of control logic unit is connected with the power tube control code input of driving and driving logical block, and the output that drives and drive logical block is the output of adaptive power regulating circuit and is used for the power controlling pipe.
Wherein, described control logic unit is used for power output pipe control code, after described adaptive power regulating circuit resets, the maximum N=Nmax of power output pipe control code, wherein Nmax is the value that the control logic unit presets, and the register initial value of setting described time-to-digit converter is M, is output as K, the power tube control code is from subtracting N=N-1; Time-to-digit converter is used to detect PWM ripple pulsewidth, output K, if K＜M, the power tube control code continues to subtract certainly, and N=N-1, M=K, time-to-digit converter detect and are used for PWM ripple pulsewidth; If K＞M, the power tube control code is from adding, and N=N+1, time-to-digit converter are used to detect PWM ripple pulsewidth.Here power tube control code N has determined the number of power tube conducting.
Here by regulating power management and control system sign indicating number N, PWM ripple duty ratio changes, and time-to-digit converter detects PWM wave height level width and also carries out logical operation, makes the power tube control code produce corresponding the variation, seeks to allow duty ratio minimal power pipe control code.
Here, the control logic unit can be realized with ASIC (Application Specific Integrated Circuit) application-specific integrated circuit (ASIC) by hardware description language.
In Fig. 1, VIN is the input voltage of Buck circuit, is connected to the source electrode of P type power tube PMOS, and PMOS and diode DIODE, inductance L, capacitor C have constituted simple Buck circuit together.The output voltage VO of Buck circuit produces corresponding PWM ripple by compensation and PWM generation unit.Drive and drive the power tube control code of logical block input PWM ripple and the output of control logic unit, the drive signal that output is corresponding, the corresponding power tube number of conducting, time-to-digit converter detects the PWM ripple simultaneously, detection power Guan Zaiyi the ON time that switch periods is interior, power tube in this cycle turn-offs period, gives the control logic unit with the output valve of time-to-digit converter.
Time-to-digit converter TDC structural representation is connected to form ring oscillator before and after the individual reverser of W (odd number) as shown in Figure 2, and ph1 to phW is respectively the output clock of W reverser.Two bit counters is W-1 two digit counters, and input clock ph1 to phW-1 is that Gao Shigao counts at the PWM ripple.Counter is a W digit counter, and input clock phW is that height is counted at the PWM ripple, and all Two bit counters output low two with Counter output are compared, and obtains comparison value, again all comparison value additions is obtained Y.The Counter output valve be multiply by W obtain Z.At last with the K that obtains of Y and Z addition.
Here, drive and drive logical block and comprise driver element and drive logical block, wherein, drive logical block and comprise decoder and P NAND gate, wherein, P is the power tube number, and P is no more than 2
Nmax, the output of decoder links to each other with an input of P NAND gate respectively, and another input of P NAND gate is as the PWM input that drives and drive logical block.
With three power tube control codes is that example describes driving and drives logical unit structure, as shown in Figure 3.Decoder is received the power tube control code S2 of control logic module output, S1, and S0, the output of process decoder is connected on a drive circuit with the PWM ripple through a NAND gate separately, drives a power tube.Always have 1 decoder, 7 NAND gate, 7 drive circuits and 7 power tubes.
Adaptive power control method based on above-mentioned adaptive power regulating circuit comprises the steps:
Fig. 4 is the schematic flow sheet of the adaptive power control method of adaptive power regulating circuit.Specifically be unfolded as follows:
After step 1. adaptive power regulating circuit resets, the maximum N=Nmax of control logic unit power output pipe control code, the value that presets for the control logic unit of Nmax wherein, the register initial value of setting described time-to-digit converter is M, be output as K, the power tube control code is from subtracting N=N-1;
Step 3. is as if K＜M, and the power tube control code continues to subtract certainly, N=N-1, and M=K returns step 2; If K＞M, the power tube control code is from adding, and N=N+1 returns step 2.
Inductive current and power tube current waveform schematic diagram when Fig. 5 stablizes for output.T is a switch periods, and d is a duty ratio.t
0Be the starting point of a switch periods, this moment, power tube current and inductive current were i
0At t
0To t
0+ dT during this period of time in, the power tube conducting, inductive current and power tube current are all pressed slope
Rise.At t
0+ dT is to t
0+ T during this period of time, power tube turn-offs, inductive current is pressed slope
Descend, power tube current is 0.
Introduce concrete operation principle of the present invention below in conjunction with Fig. 5.When the adaptive power regulating circuit was stablized, output power of circuit was constant, if the power tube ON time reduces, then input power reduces, and circuit efficiency improves.t
0Constantly, power tube begins conducting, and power tube current equals inductive current i
0, electric current is pressed slope
Rise, wherein L is the inductance value of inductance L, and duty ratio is d, and switch periods is T.At t
0In+dT the moment, inductive current and power tube current are i
1=i
0+ m
1DT, this moment loop stability, under the constant situation of load, the output energy constant of establishing each switch periods is E
o, the intake in each switch periods is:
As can be seen, d reduces along with duty ratio, intake E
iReduce efficient
Increase.The present invention is exactly under stable case, the ON time when counting by detecting conducting different capacity pipe, and promptly duty ratio selects duty ratio corresponding minimal power pipe number to carry out conducting.
The loss of power tube is from two parts: conduction loss and switching loss.When the conducting power tube the most for a long time, switching loss maximum, conduction loss minimum; When the conducting power tube is minimum be switching loss minimum, conduction loss maximum.There is a power tube conducting number between, makes switching loss and conduction loss sum minimum.Can detect duty ratio by the structure of Fig. 1 proposition, obtain optimal value.
Detecting duty ratio realizes by time-to-digit converter.Be connected to form ring oscillator before and after the individual reverser of W (odd number), ph1 to phW is respectively the output clock of W reverser.Two bit counters is W-1 two digit counters, and input clock ph1 to phW-1 is that Gao Shigao counts at the PWM ripple, and Counter is a W digit counter, and input clock phW is that height is counted at the PWM ripple.Low two with all Two bit counters outputs and Counter output compare, and obtain comparison value, again all comparison value additions are obtained Y, the Counter output valve be multiply by W obtain Z, with the K that obtains of Y and Z addition, are PWM ripple pulsewidth at last.
After time-to-digit converter detected and finishes, with the register value of output valve and time-to-digit converter, promptly current minimum value compared, and determines next power tube control code.
The power tube control code is delivered to and is driven and the driving logical block, and by decoder, output is passed through power tube of a drive unit drives after being connected on a NAND gate with the PWM ripple respectively.Because power tube is PMOS, has only when PWM ripple when being high the just possible conducting of power tube like this.
As can be seen, adaptive power regulating circuit of the present invention and method are by comparing the pulsewidth of PWM ripple, compared the system power dissipation under the different capacity pipe control code indirectly, output PWM ripple pulsewidth minimal power pipe control code finds the number of best power tube conducting, under the constant situation of power output, reduce input power, reduce system power dissipation, improve system effectiveness, and the circuit among the present invention is digital circuit, oneself power consumption is low, and chip occupying area is little.
Those of ordinary skill in the art will appreciate that embodiment described here is in order to help reader understanding's principle of the present invention, should to be understood that the protection range of inventing is not limited to such special statement and embodiment.Everyly make various possible being equal to according to foregoing description and replace or change, all be considered to belong to the protection range of claim of the present invention.
Claims (6)
1. adaptive power regulating circuit, it is characterized in that, comprise and drive and drive logical block, time-to-digit converter and control logic unit, wherein, the PWM input of the input of time-to-digit converter and driving and driving logical block is used to import outside PWM ripple, the output of time-to-digit converter is connected with the input of control logic unit, the output of control logic unit is connected with the power tube control code input of driving and driving logical block, and the output that drives and drive logical block is the output of adaptive power regulating circuit and is used for the power controlling pipe.
2. adaptive power regulating circuit according to claim 1, it is characterized in that, described control logic unit is used for power output pipe control code, after described adaptive power regulating circuit resets, the maximum N=Nmax of power output pipe control code, the wherein value that presets for the control logic unit of Nmax, the register initial value of setting described time-to-digit converter is M, be output as K, the power tube control code is from subtracting N=N-1.Time-to-digit converter is used to detect PWM ripple pulsewidth, output K, if K＜M, the power tube control code continues from subtracting, and N=N-1, M=K, time-to-digit converter are used to detect PWM ripple pulsewidth; If K＞M, the power tube control code is from adding, and N=N+1, time-to-digit converter are used to detect PWM ripple pulsewidth.
3. adaptive power regulating circuit according to claim 2 is characterized in that, described control logic unit is realized with the ASIC application-specific integrated circuit (ASIC) by hardware description language.
4. according to claim 2 or 3 described adaptive power regulating circuits, it is characterized in that described driving and driving logical block comprise driver element and drive logical block, wherein, drive logical block and comprise decoder and P NAND gate, wherein, P is the power tube number, and P is no more than 2
Nmax, the output of decoder links to each other with an input of P NAND gate respectively, and another input of P NAND gate is as the PWM input that drives and drive logical block.
5. an adaptive power control method comprises the steps:
After step 1. adaptive power regulating circuit resets, the maximum N=Nmax of control logic unit power output pipe control code, the value that presets for the control logic unit of Nmax wherein, the register initial value of setting described time-to-digit converter is M, be output as K, the power tube control code is from subtracting N=N-1;
Step 2. time-to-digit converter detects PWM ripple pulsewidth, output K;
Step 3. is as if K＜M, and the power tube control code continues to subtract certainly, N=N-1, and M=K returns step 2; If K＞M, the power tube control code is from adding, and N=N+1 returns step 2.
6. adaptive power control method according to claim 5 is characterized in that, described control logic unit is realized with the ASIC application-specific integrated circuit (ASIC) by hardware description language.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110109227 CN102170227B (en) | 2011-04-29 | 2011-04-29 | Self-adaptive power tube adjusting circuit and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110109227 CN102170227B (en) | 2011-04-29 | 2011-04-29 | Self-adaptive power tube adjusting circuit and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102170227A true CN102170227A (en) | 2011-08-31 |
| CN102170227B CN102170227B (en) | 2013-06-12 |
Family
ID=44491238
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110109227 Expired - Fee Related CN102170227B (en) | 2011-04-29 | 2011-04-29 | Self-adaptive power tube adjusting circuit and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102170227B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102457172A (en) * | 2011-12-13 | 2012-05-16 | 上海微频莱机电科技有限公司 | Switching power supply |
| CN102983719A (en) * | 2012-11-30 | 2013-03-20 | 西安智海电力科技有限公司 | Multi-waveform input adaptive power adapter |
| CN103576734A (en) * | 2013-10-21 | 2014-02-12 | 电子科技大学 | Dual-ring control self-adapting voltage adjusting method and device |
| CN106793050A (en) * | 2017-01-04 | 2017-05-31 | 惠州Tcl移动通信有限公司 | A kind of LTE switch-off powers ameliorative way and system |
| CN109149912A (en) * | 2018-09-15 | 2019-01-04 | 福州大学 | Switching tube power loss and automatic circuit and working method in Switching Power Supply |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW448605B (en) * | 1998-06-18 | 2001-08-01 | Linear Techn Inc | Voltage mode feedback burst mode circuit |
| CN101090272A (en) * | 2007-07-05 | 2007-12-19 | 复旦大学 | Hybrid Digital Pulse Width Modulator for Digital Power Controllers |
| US7821236B2 (en) * | 2006-11-10 | 2010-10-26 | Fujitsu Semiconductor Limited | Control circuit for detecting a reverse current in a DC-DC converter |
| CN101931323A (en) * | 2010-08-05 | 2010-12-29 | 西安交通大学 | A Method of Improving Light Load Efficiency of Integrated Switching DC-DC Converter with Non-uniform Variation of Gate Width |
-
2011
- 2011-04-29 CN CN 201110109227 patent/CN102170227B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW448605B (en) * | 1998-06-18 | 2001-08-01 | Linear Techn Inc | Voltage mode feedback burst mode circuit |
| US7821236B2 (en) * | 2006-11-10 | 2010-10-26 | Fujitsu Semiconductor Limited | Control circuit for detecting a reverse current in a DC-DC converter |
| CN101090272A (en) * | 2007-07-05 | 2007-12-19 | 复旦大学 | Hybrid Digital Pulse Width Modulator for Digital Power Controllers |
| CN101931323A (en) * | 2010-08-05 | 2010-12-29 | 西安交通大学 | A Method of Improving Light Load Efficiency of Integrated Switching DC-DC Converter with Non-uniform Variation of Gate Width |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102457172A (en) * | 2011-12-13 | 2012-05-16 | 上海微频莱机电科技有限公司 | Switching power supply |
| CN102983719A (en) * | 2012-11-30 | 2013-03-20 | 西安智海电力科技有限公司 | Multi-waveform input adaptive power adapter |
| CN102983719B (en) * | 2012-11-30 | 2016-04-06 | 西安智海电力科技有限公司 | Many Waveform Inputs adaptive power supply transducer |
| CN103576734A (en) * | 2013-10-21 | 2014-02-12 | 电子科技大学 | Dual-ring control self-adapting voltage adjusting method and device |
| CN106793050A (en) * | 2017-01-04 | 2017-05-31 | 惠州Tcl移动通信有限公司 | A kind of LTE switch-off powers ameliorative way and system |
| CN106793050B (en) * | 2017-01-04 | 2021-01-08 | 惠州Tcl移动通信有限公司 | LTE (Long term evolution) turn-off power improvement method and system |
| CN109149912A (en) * | 2018-09-15 | 2019-01-04 | 福州大学 | Switching tube power loss and automatic circuit and working method in Switching Power Supply |
| CN109149912B (en) * | 2018-09-15 | 2020-12-25 | 福州大学 | Switching tube power loss and automatic adjusting circuit in switching power supply and working method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102170227B (en) | 2013-06-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10389237B1 (en) | Light-load efficiency improvement of hybrid switched capacitor converter | |
| CN205105103U (en) | Single -phase resonant transformation ware and heterogeneous resonant transformation ware | |
| CN101546961B (en) | Method and apparatus for AC to DC power conversion with reduced harmonic current | |
| Zhang et al. | A high-frequency dual-channel isolated resonant gate driver with low gate drive loss for ZVS full-bridge converters | |
| US20100194371A1 (en) | Dc-dc converter and switching control circuit | |
| CN104205596A (en) | Switching power supply unit | |
| CN104170229A (en) | Switching power supply apparatus | |
| CN100420135C (en) | Control method of uninterruptible power supply system | |
| CN106685242A (en) | Single-stage AC-DC converter | |
| JP5849599B2 (en) | Forward type DC-DC converter | |
| CN102170227A (en) | Self-adaptive power tube adjusting circuit and method | |
| CN111628654B (en) | Switching power supply circuit | |
| CN109039066A (en) | Adaptive zero voltage switch control method | |
| CN104242643A (en) | Driving method and driving system of synchronous-rectification BUCK converter | |
| Yonezawa et al. | Digital dead-time control for two phase double-ended forward converter | |
| CN117833663A (en) | Switching converter and zero-crossing detection circuit thereof | |
| CN103490635A (en) | Improved H bridge buck-boost DC converter and control method thereof | |
| CN102158084B (en) | A High Efficiency Synchronous Rectification Step-Down Switching Converter | |
| CN117277799A (en) | Control circuit and control method of power converter | |
| CN114614675B (en) | Control circuit with power saving mode for power supply circuit | |
| CN112366944B (en) | Soft switch resonance BOOST converter controlled by pulse width modulation | |
| CN106059300B (en) | A kind of voltage changer based on pulse over-cycle phase width modulated mode | |
| Do | Zero-voltage-switching boost converter using a coupled inductor | |
| JP2001309646A (en) | Switching power supply | |
| CN203522541U (en) | Improved H bridge buck-boost DC converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130612 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |