CN100493193C - A method and device for carrying out buffer control to real time digital video stream - Google Patents
A method and device for carrying out buffer control to real time digital video stream Download PDFInfo
- Publication number
- CN100493193C CN100493193C CN 200610162025 CN200610162025A CN100493193C CN 100493193 C CN100493193 C CN 100493193C CN 200610162025 CN200610162025 CN 200610162025 CN 200610162025 A CN200610162025 A CN 200610162025A CN 100493193 C CN100493193 C CN 100493193C
- Authority
- CN
- China
- Prior art keywords
- frame
- area
- data storage
- partial image
- video stream
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The disclosed buffer control device for real-time digital video flow comprises: two interactive data storage areas, and a buffer control module to send part video flow to data storage area and record the area position in the video flow while output image area stored in the storage area as relative position. This invention can employ at least two macro-line size space for storage, reduces hardware cost, and benefit to use MPEG4 technology in hand-held device.
Description
Technical Field
The invention relates to the technical field of image communication, in particular to a method and a device for performing cache control on real-time digital video movie streams.
Background
With the continuous development of video compression coding technology, MPEG4(Motion Pictures Experts Group 4) has been widely used, and the core algorithm of MPEG4 video compression and decompression: motion estimation and motion compensation are based on the operation of MPEG4 macroblocks. The MPEG4 macroblock is data of a 16X16 pixel sample area in a video frame, and is classified into a Y macroblock, a Cb macroblock, and a Cr macroblock (see fig. 1) according to the data type (luminance, chrominance). Motion estimation is to find the macroblock pixel area (refer to fig. 2) that best matches the current macroblock in the reference frame centered on the current macroblock. The best matching macroblock is subtracted from the current macroblock to obtain the luminance and chrominance residual macroblocks, which are encoded together with the motion vector describing the position of the matching block, and the encoded residual macroblocks are decoded in the MPEG4 video compression and decompression processes, and added with the best matching macroblock to reconstruct a new reference macroblock, i.e., motion compensation (refer to fig. 3).
The general MPEG4 video compression and decompression module adopts a frame buffer control mechanism, which requires 2 buffer spaces with the full frame size for ping-pong operation. One for storing compressed input data frames or decompressed output data frames being dynamically updated, and the other for storing compressed input data frames or decompressed output data frames that have been stabilized intact. The specific process (refer to the attached figure 4): the data frame processing method comprises the steps that a compressed input data frame or a decompressed output data frame input from an A port is stored in a data storage area A or B as a complete frame, initially, a first frame of the compressed input data frame or the decompressed output data frame is cached in the data storage area A, then a second frame of the compressed input data frame or the decompressed output data frame is cached in the data storage area B, when the caching of the first frame in the data storage area A is completed, data in the first frame can be processed by a data frame processing module, and after the processing is completed, the data storage area can receive a new whole frame of data from the A port for storage; after the second frame is cached in the data storage area B, the data in the second frame can be processed by the data frame processing module, and after the processing is finished, the data storage area can receive a new whole frame of data storage from the port A; and the data storage areas A and B are switched in a matched mode in such a circulating mode, and the data frames input by the port A are transmitted to the data frame processing module for processing in a ping-pong buffer mode. When the structure is applied to MPEG4 video compression, the corresponding data frame processing module is an MPEG4 video compression module; when the structure is applied to MPEG4 video decompression, the corresponding data frame processing module is a display module.
The conventional "frame" buffer control mechanism usually requires that the physical sizes of two data storage areas a and B, which are ping-pong operated with each other, are respectively equal to the size of a complete data frame. In order to solve the problem of buffering and supporting a data frame with a larger image size in a smaller memory space, the prior art writes one frame of image data into two buffers for performing ping-pong operations line by line. However, in the prior art, the operation method of writing the image data of one frame into the two buffers performing ping-pong operation line by line has a certain influence on the real-time performance.
Disclosure of Invention
In order to overcome the above-mentioned drawbacks, the present invention provides a method and an apparatus for performing buffer control on a live digital video stream, which performs buffer control on an MPEG4 image, and has high real-time performance.
In order to achieve the purpose, the invention adopts the following technical scheme: a method for carrying out buffer control on real-time digital video movie stream is used in MPEG4 video coding and decoding process, and comprises the following steps:
step A, sending a partial image area formed by one or more local correlation areas in a video movie stream frame of a real-time digital video movie stream to a data storage area with a preset size in a receiving state; simultaneously, recording the position of the partial image area in the video stream frame;
step B, performing ping-pong operation on the data storage area with the preset size in the receiving state and the data storage area with the preset size in the outputting state;
step C, outputting the partial image area stored in the data storage area in the output state according to the position of the partial image area in the video stream frame; wherein,
the method for dividing the local correlation area comprises the following steps: the video streaming frame is divided into a plurality of areas, the updating sequence in each area can be repeated, and the updating sequence between any two areas is not repeated, so that the area is determined to be the local correlation area.
Preferably: in the method for performing cache control on the real-time digital video stream, in the MPEG4 video coding process, the video stream frame is a video stream input frame; in the MPEG4 video decoding process, the video stream frames are decompressed output frames.
Preferably: in the method for performing cache control on a real-time digital video stream, when no deblocking effect exists, the division of the local relevance region specifically comprises: each 16 pixel rows in each frame is divided into a region of local correlation.
Preferably: in the method for performing cache control on the real-time digital video image stream, in a working mode in which a deblocking function is effective in a video decoding process, if a deblocking effect action area is positive and negative N pixel lines on two sides of a block boundary, the area division of the local correlation is specifically that, for a frame header part, N pixel lines are translated downwards from a frame header of each frame as a local correlation area, from the line N +1 downwards, every 16 pixel lines are used as a local correlation area, to a frame tail part, and from the frame tail upwards, 32-N pixel lines are used as a local correlation area, wherein N is a natural number, and the maximum value of N is 8.
Preferably: in the method for performing cache control on the real-time digital video movie stream, the physical size of the data storage area with the preset size is at least equal to the size of one maximum local relevance area.
Preferably: in the method for performing cache control on the real-time digital video streaming, the physical size of the data storage area with the preset size is equal to the size of a partial image area of a video streaming frame.
An apparatus for performing buffer control on real-time digital video stream, which is used in the MPEG4 video encoding and decoding process, comprises:
the data storage areas in the receiving state can be converted into the output state after receiving partial image areas formed by one or more local correlation areas in the video streaming frame, and the data storage areas in the output state can be converted into the input state after sending partial image areas formed by one or more local correlation areas in the video streaming frame;
a cache control module;
the buffer control module sends a partial image area formed by one or more local correlation areas in a video streaming frame to a data storage area with a preset size in a receiving state, and records the position of the partial image area in the video streaming frame; and outputting the partial image area stored in the data storage area with the preset size in the output state according to the position of the partial image area in the video stream frame.
Preferably: in the apparatus for performing cache control on a real-time digital video stream, the cache control module comprises: an address mapping unit, a transmission control unit and an output mapping unit,
the transmission control unit sends a partial image area formed by one or more local correlation areas in a video stream frame to a data storage area in a receiving state, controls the two data storage areas with preset sizes to carry out ping-pong operation, and enables the data storage area in an output state to output the partial image area;
the address mapping unit is used for recording the absolute address of the partial image area in the video stream frame and sending the absolute address to the output mapping unit through the transmission control unit; when the data storage area in the output state outputs a partial image area, the partial image area is output according to the absolute address of the partial image area in the video stream frame.
Preferably: in the device for performing cache control on the real-time digital video streaming, the physical size of the data storage area with the preset size is equal to the size of a partial image area of a video streaming frame.
The invention adds a partial image area buffer control mechanism at the periphery of a general MPEG4 compression and decompression module to replace the existing frame buffer control mechanism, and utilizes the buffer control module to send data to a data storage area by taking the partial image area of a video stream frame as a unit, and the data storage area carries out ping-pong operation by taking the partial image area as the unit and then outputs; therefore, only two buffer spaces with the size of partial image area are needed for storing and transmitting the digital video stream data, the hardware cost is greatly reduced, the MPEG4 compression and decompression technology is favorably applied to mobile communication equipment supporting larger image size, and the real-time performance of image data processing in the video stream is improved.
Drawings
FIG. 1 is a schematic diagram of an MPEG4 macroblock structure;
FIG. 2 is a diagram illustrating motion estimation of MPEG4 macro blocks;
FIG. 3 is a diagram illustrating motion compensation of MPEG4 macro blocks;
FIG. 4 is a diagram illustrating a ping-pong operation;
FIG. 5 is a flowchart of the method of example 1;
FIG. 6 is a structural view of an apparatus of example 1;
FIG. 7 is a diagram of the local dependency of the macroblock rows under the effect of "deblocking";
FIG. 8 is a flowchart of a method of example 2;
FIG. 9 is a structural view of an apparatus of example 2;
fig. 10 is a diagram illustrating a specific transmission process of N data frames according to embodiment 2.
Detailed Description
The invention conception of the invention is as follows: and performing ping-pong operation in two data storage areas with preset sizes by taking a partial image area of a video stream frame of the real-time digital video stream as a unit. The partial image region includes at least one local correlation region.
The following explains the method of dividing the local correlation area by taking the output frame output by the MPEG4 video decompression module as an example: the decompressed output frames output by the MPEG4 video decompression module may be divided into several regions with local dependencies in the update order, i.e. within each region, the update order may be repeated one after the other, but there is no repetition of the update order between any two local dependency regions.
Referring to the output frame structure table, in MPEG4, the frame structure is shown in the following table:
that is, when encoding and decoding an image, the MPEG4 generally performs data processing in units of macroblocks (macro blocks) of 16 × 16 pixels, and divides image data of a decompressed output frame into a plurality of macroblocks (X, Y). MPEG4 video decompression is output in units of macroblocks in the order: (1, 1), (1, 2), (1, 3) … (1, N), (2, 1) … (M, 1) … (M, N), from macroblock (1, 1) to macroblock (1, N) referred to as a macroblock row, within each macroblock row the update order of the output data may be repeated jumping back and forth; there are no skip iterations between any two macroblock rows, i.e., there are no skip iterations between the first macroblock row and the second macroblock row or other macroblock rows. Therefore, the above macro block behavior can be said to have a region of local correlation.
In the MPEG4 video encoding process, the video stream frames described in the present invention are video stream input frames; in the MPEG4 video decoding process, the video stream frames described in the present invention are decompressed output frames.
Example 1
The embodiment is a method and a device applied to the MPEG4 video coding process.
Referring to fig. 5, in the MPEG4 video encoding process, the method for performing buffer control on the real-time digital video stream specifically includes the following steps:
Step 2, after the partial image area of the data storage area in the receiving state is stored, the data storage area is converted into an output state; meanwhile, another data storage area with the preset size is converted into a receiving state, and the next partial image area is continuously received;
and 3, outputting the partial image area stored in the data storage area in the output state according to the position of the partial image area in the video movie stream input frame.
Referring to fig. 6, the apparatus for performing cache control on a real-time digital video stream includes: the device comprises a video movie stream input module, a cache control module, a system AHB bus, two data storage areas A and B with preset sizes and ping-pong operation with each other, and an MPEG4 video compression module; wherein, the buffer control module includes: the transmission control unit sends a partial image area formed by one or more local correlation areas in a video shadow stream input frame to a data storage area in a receiving state, controls two data storage areas with preset sizes to carry out ping-pong operation, and enables the data storage area in an output state to output the partial image area; the address mapping unit is used for recording the absolute address of a partial image area of the video movie stream input frame in the video movie stream input frame and sending the absolute address to the output mapping unit through the transmission control unit; and when the data storage area in the output state outputs the partial image area of the output frame, outputting the partial image area according to the absolute address of the partial image area in the video movie stream input frame.
The device for carrying out cache control on the real-time digital video movie stream works as follows:
1. video movie stream input module for outputting partial image area for the first time
When the video movie stream input module is ready to output video movie stream input frames, the system default data storage area A is a dynamic update storage area and is in a receivable state; the address mapping unit records the absolute address of a partial image area to be output (taking the partial image area as an example of a macro block line, the first output should be the first macro block line of the first frame) in the video movie stream input frame, then stores the first macro block line output by the video movie stream input module in the data storage area A through a system AHB bus, and simultaneously transmits the recorded absolute address of the first macro block line in the video movie stream input frame to the output mapping unit through the transmission control unit.
And stopping data transmission after the data in the data storage area A is updated. At this time, the transfer control unit puts the data storage area a into an outputable state, and puts the data storage area B into a receivable state because it has no data therein at this time.
2. The video shadow stream input module outputs partial image area for the second time
When the transmission control unit finds that the data storage area a is in an outputable state and the data storage area B is in a receivable state, the video movie input module prepares to output a second partial image area (a second macroblock line of the first frame).
The address mapping unit records the absolute address of the second macroblock row to be output in the video movie stream input frame, then stores the second macroblock row output by the video movie stream input module in the data storage area B via the system AHB bus, and simultaneously transmits the absolute address of the second macroblock row in the video movie stream input frame to the output mapping unit through the transmission control unit. And stopping data transmission after the data updating of the data storage area B is finished, and juxtaposing the data storage area B to be in an output available state.
And the data storage area A outputs the data to the display module according to the absolute address of the first partial image area stored in the output mapping unit in the video movie stream input frame while the data storage area B receives the data, and the data storage area A is set to be in a receivable state after the output is finished.
3. And repeating the steps until 1 to N output frames are output.
Example 2
The embodiment is a method and a device applied to the MPEG4 video decoding process.
As is well known to those skilled in the art, MPEG4 video decoding has a normal mode of operation and a "deblocking" mode of operation.
In a normal operation mode, the present embodiment may use the foregoing method to divide the local correlation area, that is, one local correlation area includes one or more macroblock rows.
While in the mode of operation where the "deblocking" function of the MPEG4 video decompression module is active (the live digital video stream is deblocked during decompression and is not deblocked during compression), referring to fig. 7, the data update of the decompressed output frame still has local correlation similar to the macroblock lines. At this time, if the deblocking effect region is positive and negative N pixel lines on both sides of the block boundary, the region of the local correlation is divided specifically by, for the frame header part, shifting N pixel lines downward from the frame header of each frame as a local correlation region, which is the smallest local correlation region in the frame; from N +1 lines downwards, every 16 pixel lines are taken as a local correlation area, and from the frame end part, 32-N pixel lines are taken from the frame end upwards as a local correlation area, wherein N is a natural number, and the maximum value of N is 8. This is the largest local correlation area in the frame, when the physical size of the predetermined size data storage area is at least equal to the size of one largest local correlation area.
For example: assuming that the region of "deblocking effect" is 8 pixel lines on both sides of the upper and lower boundaries of a 16X16 macroblock, the division of the region of local correlation should be shifted downward by 8 pixel lines from the head of each frame, so that the first region of local correlation in the frame is 8 pixel lines, the middle is 16 pixel lines, and the corresponding last region of local correlation is 24 pixel lines, and at this time, the physical size of the data storage region of the predetermined size is at least equal to the size of one maximum local correlation region (24 pixel lines).
Referring to fig. 8, in the MPEG4 video decoding process, the method for performing buffer control on the real-time digital video stream specifically includes the following steps:
firstly, a buffer control module outputs partial image areas of decompressed output frames output by a video decompression module to a data storage area with a preset size in a receiving state; meanwhile, the buffer control module records the mapping position of the partial image area in the decompression output frame;
after the data storage area in the receiving state stores partial image areas, the data storage area is switched to an output state, and the partial image areas stored in the data storage area are output to the display module; meanwhile, another data storage area with a preset size is converted into a receiving state under the control of the cache control module, and the next partial image area sent by the MPEG4 video decompression module is continuously received;
and thirdly, the display module displays the partial image area sent by the data storage area in the output state at the mapping position recorded by the cache control module.
Referring to fig. 9, in the MPEG4 video decoding process, the apparatus for performing buffer control on the real-time digital video stream includes: the system comprises an MPEG4 video decompression module, a cache control module, a system AHB bus, two data storage areas A and B with preset sizes and mutual ping-pong operation, and a display module; wherein, the buffer control module includes: the transmission control unit sends partial image areas of the decompressed output frame to a data storage area in a receiving state, controls the two data storage areas with preset sizes to carry out ping-pong operation, and enables the data storage area in the output state to output the partial image areas; the address mapping unit is used for recording the absolute address of a partial image area of the output frame in the output frame and sending the absolute address to the output mapping unit through the transmission control unit; when the data storage area in the output state is caused to output the partial image area of the decompressed output frame, the partial image area is output according to the absolute address of the partial image area in the decompressed output frame.
The device for carrying out cache control on the real-time digital video movie stream works as follows:
1. MPEG4 video decompression Module first outputs partial image regions
When the MPEG4 video decompression module is ready to output the decompressed output frame, the default data storage area A of the system is a dynamic update storage area which is in a receivable state; the address mapping unit records the absolute address of the partial image area to be output (the first macroblock line of the first frame should be output for the first time, taking the partial image area as an example of a macroblock line) in the decompressed output frame, then stores the first macroblock line decompressed and output by the MPEG4 video decompression module in the data storage a via the system AHB bus, and transmits the absolute address of the recorded first macroblock line in the decompressed output frame to the output mapping unit through the transmission control unit.
And stopping data transmission after the data in the data storage area A is updated. At this time, the transfer control unit puts the data storage area a into an outputable state, and puts the data storage area B into a receivable state because it has no data therein at this time.
2. MPEG4 video decompression Module outputs partial image regions a second time
When the transmission control unit finds that the data storage area a is in an outputable state and the data storage area B is in a receivable state, the MPEG4 video decompression block prepares to output a second partial image area (second macroblock line of the first frame).
The address mapping unit records the absolute address of the second macroblock line to be output in the decompressed output frame, and then stores the second macroblock line decompressed and output by the MPEG4 video decompression module in the data storage area B via the system AHB bus, and simultaneously transmits the absolute address of the second macroblock line in the decompressed output frame to the output mapping unit through the transmission control unit. And stopping data transmission after the data updating of the data storage area B is finished, and juxtaposing the data storage area B to be in an output available state.
And when the data storage area B receives the data, the data storage area A outputs the data to the display module according to the absolute address of the first partial image area stored in the output mapping unit in the decompression output frame, and after the output is finished, the data storage area A is set to be in a receivable state.
3. And repeating the steps until 1 to N output frames are output. (as shown in fig. 10).
Claims (9)
1. A method for carrying out buffer control on real-time digital video movie stream is used in MPEG4 video coding and decoding process, and comprises the following steps:
step A, sending a partial image area formed by one or more local correlation areas in a video movie stream frame of a real-time digital video movie stream to a data storage area with a preset size in a receiving state; simultaneously, recording the position of the partial image area in the video stream frame;
step B, performing ping-pong operation on the data storage area with the preset size in the receiving state and the data storage area with the preset size in the outputting state;
step C, outputting the partial image area stored in the data storage area in the output state according to the position of the partial image area in the video stream frame; wherein,
the method for dividing the local correlation area comprises the following steps: the video streaming frame is divided into a plurality of areas, the updating sequence in each area can be repeated, and the updating sequence between any two areas is not repeated, so that the area is determined to be the local correlation area.
2. The method for performing cache control on a live digital video stream according to claim 1, wherein: in an MPEG4 video encoding process, the video stream frames are video stream input frames; in the MPEG4 video decoding process, the video stream frames are decompressed output frames.
3. The method according to claim 1, wherein said local correlation area is divided into: each 16 pixel rows in each frame is divided into a region of local correlation.
4. The method for performing cache control on a live digital video stream according to claim 1, wherein: in the working mode that the deblocking function takes effect in the video decoding process, if a deblocking effect action area is positive and negative N pixel lines on two sides of a block boundary, the area of the local correlation is divided into a frame header part, and N pixel lines are translated downwards from each frame header to serve as a local correlation area, wherein the local correlation area is the minimum local correlation area in the frame; from N +1 lines down, every 16 pixel lines as a local correlation area, to the end of the frame part, and from the end of the frame up, 32-N pixel lines as a local correlation area, where N is a natural number and its maximum value is 8, this is the largest local correlation area in the frame.
5. The method for performing cache control on a live digital video stream according to claim 4, wherein said predetermined size of data storage area has a physical size at least equal to the size of a region of maximum local correlation.
6. A method for performing cache control on a real-time digital video stream according to claim 3, wherein the physical size of said data storage area of predetermined size is equal to the size of a part of the image area of the video stream frame.
7. An apparatus for performing buffer control on a real-time digital video stream, which is used in an MPEG4 video encoding/decoding process, comprising:
the data storage areas in the receiving state can be converted into the output state after receiving partial image areas formed by one or more local correlation areas in the video streaming frame, and the data storage areas in the output state can be converted into the input state after sending partial image areas formed by one or more local correlation areas in the video streaming frame;
a cache control module;
the buffer control module sends a partial image area formed by one or more local correlation areas in a video streaming frame to a data storage area with a preset size in a receiving state, and records the position of the partial image area in the video streaming frame; and outputting the partial image area stored in the data storage area with the preset size in the output state according to the position of the partial image area in the video stream frame.
8. The apparatus for performing cache control on a live digital video stream according to claim 7, wherein said cache control module comprises: an address mapping unit, a transmission control unit and an output mapping unit,
the transmission control unit sends a partial image area formed by one or more local correlation areas in a video stream frame to a data storage area in a receiving state, controls the two data storage areas with preset sizes to carry out ping-pong operation, and enables the data storage area in an output state to output the partial image area;
the address mapping unit is used for recording the absolute address of the partial image area in the video stream frame and sending the absolute address to the output mapping unit through the transmission control unit; when the data storage area in the output state outputs a partial image area, the partial image area is output according to the absolute address of the partial image area in the video stream frame.
9. An apparatus for performing cache control on a real-time digital video stream according to claim 7 or 8, wherein the physical size of the data storage area of the predetermined size is equal to the size of a part of the image area of the video stream frame.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610162025 CN100493193C (en) | 2006-12-08 | 2006-12-08 | A method and device for carrying out buffer control to real time digital video stream |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610162025 CN100493193C (en) | 2006-12-08 | 2006-12-08 | A method and device for carrying out buffer control to real time digital video stream |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1964495A CN1964495A (en) | 2007-05-16 |
| CN100493193C true CN100493193C (en) | 2009-05-27 |
Family
ID=38083334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200610162025 Expired - Fee Related CN100493193C (en) | 2006-12-08 | 2006-12-08 | A method and device for carrying out buffer control to real time digital video stream |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100493193C (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2798460A4 (en) * | 2011-12-28 | 2016-05-11 | Intel Corp | Video encoding in video analytics |
| JP5972687B2 (en) * | 2012-07-02 | 2016-08-17 | 株式会社Ｎｔｔドコモ | Moving picture predictive coding apparatus, moving picture predictive coding method, moving picture predictive coding program, moving picture predictive decoding apparatus, moving picture predictive decoding method, and moving picture predictive decoding program |
| CN102769753B (en) * | 2012-08-02 | 2015-12-09 | 豪威科技(上海)有限公司 | H264 encoder and coding method |
| EP2814253B1 (en) * | 2013-06-05 | 2015-09-16 | Axis AB | Method for encoding digital video data |
| CN104780376B (en) * | 2015-04-09 | 2018-03-23 | 深圳市三朋电子有限公司 | A kind of video coding and decoding system with ultralow end-to-end time delay, method and device |
| CN109714629A (en) * | 2019-01-30 | 2019-05-03 | 南华大学 | A kind of generation method of stop-motion animation and generate system |
| CN114125463B (en) * | 2021-11-14 | 2024-04-26 | 山东云海国创云计算装备产业创新中心有限公司 | Video compression method, system, storage medium and device |
| CN114845156B (en) * | 2022-05-07 | 2024-03-19 | 珠海全志科技股份有限公司 | Video processing method, device and system based on shared cache |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1190847A (en) * | 1996-11-19 | 1998-08-19 | 德国汤姆逊-布朗特公司 | Method for processing data in page frame of picture-character television |
| US5883675A (en) * | 1996-07-09 | 1999-03-16 | S3 Incorporated | Closed captioning processing architecture for providing text data during multiple fields of a video frame |
| CN1342953A (en) * | 2000-09-13 | 2002-04-03 | 瑞昱半导体股份有限公司 | Image processing structure and image processing method of fast scanner |
| US20030046459A1 (en) * | 1998-11-16 | 2003-03-06 | Conexant Systems, Inc. | Two-dimensional memory access in image processing systems |
| CN1620126A (en) * | 2003-07-28 | 2005-05-25 | C&S技术有限公司 | Method for saving specific image in video codec |
| CN1670687A (en) * | 2004-03-19 | 2005-09-21 | 北京中星微电子有限公司 | Image rotation processing system for liquid crystal display screens |
| CN1719890A (en) * | 2005-08-08 | 2006-01-11 | 北京中星微电子有限公司 | Apparatus for implementing video frequency sequential to interlaced conversion and converting method |
| CN1731448A (en) * | 2005-08-26 | 2006-02-08 | 北京中星微电子有限公司 | Apparatus and method for pre-storage processing before image data compression |
| WO2006036901A1 (en) * | 2004-09-22 | 2006-04-06 | Qualcomm Incorporated | An efficient interface and assembler for a graphics processor |
| CN1874512A (en) * | 2006-06-29 | 2006-12-06 | 上海交通大学 | High performance pipeline system in use for AVS video decoder |
-
2006
- 2006-12-08 CN CN 200610162025 patent/CN100493193C/en not_active Expired - Fee Related
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5883675A (en) * | 1996-07-09 | 1999-03-16 | S3 Incorporated | Closed captioning processing architecture for providing text data during multiple fields of a video frame |
| CN1190847A (en) * | 1996-11-19 | 1998-08-19 | 德国汤姆逊-布朗特公司 | Method for processing data in page frame of picture-character television |
| US20030046459A1 (en) * | 1998-11-16 | 2003-03-06 | Conexant Systems, Inc. | Two-dimensional memory access in image processing systems |
| CN1342953A (en) * | 2000-09-13 | 2002-04-03 | 瑞昱半导体股份有限公司 | Image processing structure and image processing method of fast scanner |
| CN1620126A (en) * | 2003-07-28 | 2005-05-25 | C&S技术有限公司 | Method for saving specific image in video codec |
| CN1670687A (en) * | 2004-03-19 | 2005-09-21 | 北京中星微电子有限公司 | Image rotation processing system for liquid crystal display screens |
| WO2006036901A1 (en) * | 2004-09-22 | 2006-04-06 | Qualcomm Incorporated | An efficient interface and assembler for a graphics processor |
| CN1719890A (en) * | 2005-08-08 | 2006-01-11 | 北京中星微电子有限公司 | Apparatus for implementing video frequency sequential to interlaced conversion and converting method |
| CN1731448A (en) * | 2005-08-26 | 2006-02-08 | 北京中星微电子有限公司 | Apparatus and method for pre-storage processing before image data compression |
| CN1874512A (en) * | 2006-06-29 | 2006-12-06 | 上海交通大学 | High performance pipeline system in use for AVS video decoder |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1964495A (en) | 2007-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100493193C (en) | A method and device for carrying out buffer control to real time digital video stream | |
| CN102792689B (en) | Delta compression can be carried out and for by image, remote display is presented to the amendment of estimation and metadata | |
| US11924478B2 (en) | Multiple transcode engine systems and methods | |
| JP2005510981A (en) | Multi-channel video transcoding system and method | |
| RU2008150330A (en) | COMPRESSING VIDEO DATA WITHOUT VISIBLE LOSS | |
| JP2009260977A (en) | Video data compression using combination of irreversible compression and reversible compression | |
| WO2007124188A2 (en) | Flexible macroblock ordering with reduced data traffic and power consumption | |
| US20110299605A1 (en) | Method and apparatus for video resolution adaptation | |
| US7113644B2 (en) | Image coding apparatus and image coding method | |
| US20080089418A1 (en) | Image encoding apparatus and memory access method | |
| JP2005260936A (en) | Video data encoding and decoding method and apparatus | |
| JP4209631B2 (en) | Encoding device, decoding device, and compression / decompression system | |
| JP2010098352A (en) | Image information encoder | |
| JPH10271516A (en) | Compression coder, coding method, decoder and decoding method | |
| CN114339263A (en) | Lossless processing method for video data | |
| US20210250575A1 (en) | Image processing device | |
| US6788227B2 (en) | Apparatus for integrated cascade encoding | |
| US6097843A (en) | Compression encoding apparatus, encoding method, decoding apparatus, and decoding method | |
| CN111212288B (en) | Video data encoding and decoding method and device, computer equipment and storage medium | |
| US7330595B2 (en) | System and method for video data compression | |
| CN106954074B (en) | Video data processing method and device | |
| CN114727116A (en) | Encoding method and device | |
| US20110051815A1 (en) | Method and apparatus for encoding data and method and apparatus for decoding data | |
| CN102238385A (en) | Encoder and/or vertical and/or horizontal cache device of decoder and method | |
| US11509940B1 (en) | Video apparatus with reduced artifact and memory storage for improved motion estimation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: WUXI VIMICRO CO., LTD. Free format text: FORMER OWNER: BEIJING ZHONGXING MICROELECTRONICS CO., LTD. Effective date: 20110117 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 100083 15/F, SHI'NING BUILDING, NO.35, XUEYUAN ROAD, HAIDIAN DISTRICT, BEIJING TO: 214028 610, NATIONAL IC DESIGN PARK (CHUANGYUAN BUILDING), NO.21-1, CHANGJIANG ROAD, NEW DISTRICT, WUXI CITY, JIANGSU PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20110117 Address after: 214028 national integrated circuit design (21-1), Changjiang Road, New District, Jiangsu, Wuxi, China, China (610) Patentee after: Wuxi Vimicro Co., Ltd. Address before: 100083, Haidian District, Xueyuan Road, Beijing No. 35, Nanjing Ning building, 15 Floor Patentee before: Beijing Vimicro Corporation |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090527 Termination date: 20171208 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |