CN100407693C - Dispatching method and equipment for searching and updating routes based on FPGA - Google Patents
Dispatching method and equipment for searching and updating routes based on FPGA Download PDFInfo
- Publication number
- CN100407693C CN100407693C CN2004100777134A CN200410077713A CN100407693C CN 100407693 C CN100407693 C CN 100407693C CN 2004100777134 A CN2004100777134 A CN 2004100777134A CN 200410077713 A CN200410077713 A CN 200410077713A CN 100407693 C CN100407693 C CN 100407693C
- Authority
- CN
- China
- Prior art keywords
- tcam
- ssram
- cpu
- read
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Multi Processors (AREA)
Abstract
The present invention relates to a dispatching method and a device for searching and refreshing routes based on an FPGA. The device comprises a CPU interface and a table searching controller which are respectively connected with a TCAM access dispatch and control unit and an SSRAM access dispatch and control unit in a communication mode for dispatching and accessing a TCAM or an SSRAM; the dispatching device controls that when the table searching controller does a table search by using the TCAM, the CPU interface refreshes the content of a list item in the SSRAM, when the CPU interface refreshes the list item in the TCAM, the table searching controller reads the table searching result in the SSRAM. The present invention presents the dispatching method and the device for searching and refreshing routes from an FPGA realization angle, and the access of the table searching controller and the CPU to the TCAM and the SSRAM is dispatched independently, which improves the efficiency of route searching and refreshing and ensures timely response of the refresh request of the CPU by a system.
Description
Technical field
The present invention relates in a kind of data communication field based on large-scale gate array chip FPGA (Field programmable gate array able to programme, hereinafter to be referred as FPGA) route querying and dispatching method that refreshes and device thereof, relate in particular to and a kind ofly in FPGA, realize, and table look-up controller and CPU are the route querying of dispatching separately and the dispatching method that refreshes and device thereof to the visit of TCAM and SSRAM.
Background technology
Prior art is based on ternary content addressable memory (Ternary Content AddressableMemory, hereinafter to be referred as TCAM) the route querying system in, TCAM and serial static random access memory (Serial Static Random Access Memory, hereinafter to be referred as SSRAM) form hardware routing table together, the IP address that the controller of tabling look-up will be searched is input to TCAM as search key, TCAM compares all list items of this keyword and its storage simultaneously, and return coupling list item pairing address in TCAM, corresponding route table items content then is stored among the SSRAM corresponding with TCAM.The route querying system generally all has cpu i/f to be used for refreshing described routing table, and route refresh and routing table look-up can not carry out simultaneously, and the two must carry out necessary scheduling could satisfy zoom table soon, the requirement that can in time refresh again.
The general dispatching method of prior art is that scheduler of employing is searched route and refreshed and unify scheduling before the control interface of TCAM and SSRAM, like this in some moment, if the some equipment in the cpu i/f and the controller of tabling look-up obtains the access right to TCAM and SSRAM simultaneously, the result of this scheduling is, even the some idle conditions that is in this moment TCAM and SSRAM, another equipment is also had no right visit, searches and the efficient that refreshes reduces significantly.The method that a kind of TCAM of utilization tables look-up is disclosed in China Patent No. is " the high speed route lookup system of content-based addressable memory " patent documentation of 02100458.7, it is searched route and the scheduling that refreshes is unified before scheduling of unified interface " transmitter module " at TCAM and SSRAM, therefore, have only one of them equipment to obtain the access right of TCAM and SSRAM simultaneously in some moment, the efficient of searching and refreshing is still very low, and the document also discloses the concrete scheduling implementation method of description.
Therefore, also there is defective in prior art, and awaits improving and development.
Summary of the invention
The object of the present invention is to provide a kind of route querying and dispatching method that refreshes and device thereof based on FPGA, for the efficient that improves route querying and refresh, the angle that realizes from FPGA proposes a kind of route querying and dispatching method that refreshes and device, utilizes this method and apparatus can realize refreshing in real time and fast routing lookups.
Technical scheme of the present invention is:
A kind of based on the route querying of FPGA and the dispatching device that refreshes, wherein, described device comprises a cpu i/f and a controller of tabling look-up, and it all is connected with the control unit communication with a control unit and a SSRAM access scheduling with a TCAM access scheduling respectively, in order to schedule access TCAM or SSRAM; Described dispatching device is controlled at the described controller of tabling look-up when utilizing TCAM to table look-up, and described cpu i/f refreshes the contents in table among the SSRAM, and when cpu i/f refreshed list item among the TCAM, the controller of tabling look-up read the checking result among the SSRAM.
Described dispatching device wherein, be provided with a priority arbitration device in described TCAM access scheduling and the control unit, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
Described dispatching device wherein, be provided with a priority arbitration device in described SSRAM access scheduling and the control unit, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
Described dispatching device, wherein, described TCAM access scheduling and control unit and described SSRAM access scheduling and control unit are respectively arranged with register, and described cpu i/f is by outside TCAM of register mode dereference or SSRAM.
A kind of based on the route querying of FPGA and the dispatching method that refreshes, wherein: described dispatching method all is connected with the control unit communication with a control unit and a SSRAM access scheduling with a TCAM access scheduling respectively and carries out schedule access TCAM and SSRAM separately by a cpu i/f and a controller of tabling look-up, it is when the described controller of tabling look-up utilizes TCAM to table look-up, and described cpu i/f refreshes the contents in table among the SSRAM; And when described cpu i/f refreshed list item among the TCAM, the described controller of tabling look-up read the checking result among the SSRAM.
Described dispatching method, wherein, described dispatching method is based on priority scheduling, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
Described dispatching method, wherein, described cpu i/f is by outside TCAM of the mode dereference of register read-write and SSRAM.
Described dispatching method, wherein, described cpu i/f and the described controller of tabling look-up are visited TCAM by following steps:
Described cpu i/f is when visit TCAM, if write operation, then the data that at first will send write a data register, if read operation is not then operated described data register, after then the device id that sends number, address and order being write an address command register, set is carried out in read position in the one read-write requests register, send read-write requests; Set is carried out in described also will the table look-up during controller access TCAM request position of request register of tabling look-up, and sends the request of tabling look-up;
Which device access TCAM one priority arbitration device determines according to the read-write requests of described cpu i/f, the request of tabling look-up of TCAM and the current idle condition of TCAM; One TCAM control interface according to the arbitration result of priority arbitration device decision give the described cpu i/f or the controller of tabling look-up with access right, finish and table look-up and refresh work.
Described dispatching method, wherein, described cpu i/f and the described controller of tabling look-up are visited SSRAM by following steps:
Described cpu i/f is when visit SSRAM, if write operation, then the data that at first will send write in the data register, if read operation is not then operated described data register, after the address that will visit writes an address register then, set is carried out in read position in the read-write requests register, send read-write requests; The described controller of tabling look-up is only carried out read operation to outside SSRAM, and it carries out set with the request position of read request register earlier in the time of will visiting outside SSRAM, sends read request;
Which device access SSRAM one priority arbitration device determines according to the read request and the SSRAM current state of the read-write requests of CPU, the controller of tabling look-up; One SSRAM control interface according to the arbitration result of priority arbitration device decision give described cpu i/f or the described controller of tabling look-up with access right, table look-up and refresh work to finish.
Described dispatching method, wherein, described priority arbitration device is higher than the read operation of TCAM request of tabling look-up or the described controller of tabling look-up to the priority of described CPU read-write.
A kind of route querying and dispatching method that refreshes and device thereof based on FPGA provided by the present invention are by dispatching the efficient that has improved route querying and refreshed separately to the visit of TCAM and SSRAM to table look-up controller and CPU; And based on the dispatching method of priority, the refresh requests that the system that guaranteed can real-time response CPU; Described CPU has improved route refresh speed based on the method for register indirect addressing external devices; By independent scheduling, based on the method for priority and register indirect addressing, device of the present invention has been realized a kind of route querying efficiently and the dispatching patcher that refreshes.
Description of drawings
Fig. 1 is a described system block diagram based on FPGA route querying and dispatching method that refreshes and device thereof of the present invention;
Fig. 2 is described route querying and table look-up controller and the CPU of dispatching method that refreshes and device thereof the method schematic diagram of visiting TCAM based on FPGA of the present invention;
Fig. 3 is the priority arbitration result schematic diagram of the table look-up controller and the CPU visit TCAM of method of the present invention and device thereof;
Fig. 4 is the method schematic diagram of the table look-up controller and the CPU visit SSRAM of the inventive method and device thereof;
Fig. 5 is the priority arbitration result schematic diagram of the table look-up controller and the CPU visit SSRAM of the inventive method and device thereof.
Embodiment
Below in conjunction with accompanying drawing, will be described in detail the specific embodiment of the present invention, so that technical scheme of the present invention and beneficial effect thereof are apparent.
Route querying and dispatching method that refreshes and device based on FPGA proposed by the invention, its cpu i/f and the controller of tabling look-up are dispatched separately the visit of TCAM and SSRAM, as shown in Figure 1, this scheduling is characterised in that, when the controller of tabling look-up utilized TCAM to table look-up, cpu i/f can refresh the contents in table among the SSRAM; Otherwise when cpu i/f refreshed list item among the TCAM, the controller of tabling look-up can read the checking result among the SSRAM, thus the efficient that has improved route querying and refreshed.
This dispatching method of the present invention is a kind of dispatching method based on priority, and the priority of cpu i/f is higher than the described controller of tabling look-up, like this refresh requests that system can real-time response CPU.Because the speed of cpu i/f is lower usually, therefore, cpu i/f is that this mode by register indirect addressing makes system realize route refresh at a high speed with the speed of external hardware by outside TCAM of the mode dereference of register read-write and SSRAM.
The described cpu i/f and the controller of tabling look-up are visited described TCAM by following steps, as shown in Figures 2 and 3, cpu i/f is when visit TCAM, if write operation, then the data that at first will send write data register, if read operation then do not operate the data register, then the device id that sends number, address and order are write the address command register after, set is carried out in read position in the read-write requests register, send read.Described tabling look-up also will be carried out set with the request position of the request register of tabling look-up during controller access TCAM, sends the request of tabling look-up.
One priority arbitration device carries out priority arbitration according to read-write requests, the TCAM of the CPU request of tabling look-up and the current idle condition of TCAM and determines it is which device access TCAM, and wherein the priority of CPU read-write is higher than the request of tabling look-up of TCAM.The TCAM control interface according to the arbitration result of priority arbitration device decision give CPU or the controller of tabling look-up with access right, table look-up and refresh work thereby finish.
The described cpu i/f and the controller of tabling look-up are visited described SSRAM by following steps, as shown in Figure 4 and Figure 5, described cpu i/f is when visit SSRAM, if write operation, then the data that at first will send write in the data register, if read operation then do not operate the data register, after the address that will visit writes address register then, set is carried out in read position in the read-write requests register, send read.The described controller of tabling look-up is only carried out read operation to outside SSRAM, and it carries out set with the request position of read request register earlier in the time of will visiting outside SSRAM, sends read request.
One priority arbitration device carries out priority arbitration according to the read request of the read-write requests of CPU, the controller of tabling look-up and SSRAM current state and determines which device access SSRAM, and wherein the priority of CPU read-write is higher than the read request of the controller of tabling look-up.Described SSRAM control interface according to the arbitration result of priority arbitration device decision give CPU or the controller of tabling look-up with access right, table look-up and refresh work thereby finish.
Fig. 1 be of the present invention based on FPGA route querying and the system architecture diagram of the dispatching device that refreshes, described controller 1-2 and the cpu i/f 1-1 of tabling look-up dispatches separately the visit of TCAM1-5 and SSRAM1-6, this scheduling is characterised in that, when the controller 1-2 that tables look-up utilizes TCAM1-5 to table look-up, cpu i/f 1-1 can refresh among the SSRAM1-6 contents in table, otherwise, when cpu i/f 1-1 refreshes list item among the TCAM1-5, the controller 1-2 that tables look-up can read the checking result among the SSRAM1-6, thus the efficient that improves route querying and refresh.In this dispatching method of the present invention, described TCAM access scheduling and control 1-3 and SSRAM access scheduling and control 1-4 are a kind of dispatching methods based on priority, wherein the priority of cpu i/f 1-1 is higher than the controller 1-2 that tables look-up, thus the refresh requests that system can real-time response CPU.Described cpu i/f 1-1 is by outside TCAM1-5 of the mode dereference of register read-write and SSRAM1-6, thereby system can realize route refresh at a high speed with the speed of external hardware.
Fig. 2 is the schematic diagram that table look-up controller and the CPU of the inventive method and device thereof visits outside TCAM, owing to tabling look-up and refreshing all and will visit TCAM2-10, table look-up and refresh and to carry out simultaneously, the present invention proposes a kind of dispatching method, and CPU is by the outside TCAM2-10 of the mode dereference of register read-write based on priority.Described CPU is when the outside TCAM2-10 of visit, if outside TCAM2-10 is carried out write operation, then the data that at first will send write among the described data register 2-2, after the device id that will send number, address and order etc. write address command register 2-3, it is 1 that set is carried out in write request position among the read-write requests register 2-4, sends write request; If CPU carries out read operation to outside TCAM2-10, after device id number, address and the order that then will carry out read operation writes address command register 2-3, be 1 with read request position among the read-write requests register 2-4 again, send read request.
It is 1 that the described controller 1-2 that tables look-up also will carry out set with the request position of the request register 2-6 that tables look-up when visiting the TCAM2-10 chip, sends the request of tabling look-up.Because table look-up and route refresh can not finish a clock cycle, therefore, the current idle condition of TCAM state indicator register 2-8 indication TCAM2-10, which device access TCAM2-10 described priority arbitration device 2-7 determines according to read-write requests, TCAM request of tabling look-up and the current idle condition of TCAM of CPU, and wherein the priority of CPU read-write is higher than the TCAM request of tabling look-up.Table look-up controller and CPU visit TCAM the priority arbitration result as shown in Figure 3, wherein " * " expression has request or request can not.
If the current idle condition that is in of TCAM, and described CPU request visit TCAM2-10, the request no matter whether table look-up this moment all is that CPU obtains the TCAM2-10 access right, and the TCAM control interface 2-9 give CPU with bus control right.If CPU writes the TCAM2-10 request, then TCAM control interface 2-9 takes out corresponding data from the data register 2-2 of CPU and address command register 2-3, and send on corresponding data/address bus of TCAM2-10 and the command line according to the TCAM interface sequence, finish write operation to TCAM2-10.If CPU reads the TCAM2-10 request, then from the address command register 2-3 of CPU, read corresponding data send to TCAM2-10 according to the TCAM2-10 interface sequence data/address bus and command line, finish the read operation to TCAM2-10, the deposit data of reading back reads for CPU in data register 2-2.
If the current idle condition that is in of TCAM2-10, and CPU does not ask to visit TCAM2-10, and the controller 1-2 request visit TCAM2-10 that tables look-up, the controller 1-2 that then tables look-up obtains the TCAM2-10 access right, the TCAM control interface 2-9 give the controller 1-2 that tables look-up with bus control right, the described controller 1-2 that tables look-up directly controls TCAM data/address bus and command line, sends table look-up command and corresponding data to bus, and checking result turns back to the controller 1-2 that tables look-up by the result bus of TCAM.
If the TCAM current state is just busy, then keep the TCAM access right of existing equipment.
After corresponding request was by response, the request position was cleared, so that accept request next time.
Fig. 4 is the schematic diagram that table look-up controller and the CPU of the method for the invention and device thereof visits outside SSRAM, owing to tabling look-up and refreshing all and will visit outside SSRAM4-10, table look-up and refresh and to carry out simultaneously, the present invention proposes a kind of dispatching method, and CPU is by the outside SSRAM4-10 of the mode dereference of register read-write based on priority.When CPU prepares the outside SSRAM4-10 of visit, if outside SSRAM4-10 is carried out write operation, then the data that at first will send write data register 2-2, the address that will visit writes address register 2-3 then, be 1 with write request position among the read-write requests register 2-4 again, send write request.If CPU carries out read operation to outside SSRAM4-10, then the address that at first will visit writes address register 2-3, is 1 with read request position among the read-write requests register 2-4 again, sends read-write requests.
The described controller 1-2 that tables look-up only carries out read operation to outside SSRAM4-10, and the request position with read request register 2-6 when it will visit outside SSRAM4-10 is 1, sends read request.Owing to tabling look-up and refreshing and to finish a clock cycle, therefore, the current idle condition of SSRAM state indicator register 4-8 indication SSRAM4-10, which device access SSRAM4-10 priority arbitration device 2-7 determines according to the read request and the SSRAM current state of the read-write requests of CPU, the controller of tabling look-up, and wherein the priority of CPU read-write is higher than the read request of the controller 1-2 that tables look-up.Table look-up priority arbitration result that controller 1-2 and CPU visit outside SSRAM4-10 as shown in Figure 5.
If SSRAM4-10 is current is idle condition, and CPU request visit SSRAM4-10, and whether controller 1-2 has read request no matter table look-up this moment, all is that CPU obtains the SSRAM4-10 access right, and the SSRAM control interface 4-9 give CPU with bus control right.If CPU write request, SSRAM control interface 4-9 reading of data and address from the data register 2-2 of CPU and address register 2-3 then, and send on corresponding data/address bus of SSRAM4-10 and the address bus according to the interface sequence of SSRAM, finish write operation to SSRAM4-10.If CPU read request, then from the address register 2-3 of CPU, read corresponding address and send to according to the SSRAM interface sequence on the address bus of SSRAM4-10, finish the read operation of SSRAM4-10, the deposit data of reading back reads for CPU in data register 2-2.
If SSRAM4-10 is current is idle condition, and CPU does not ask to visit SSRAM4-10, and the outside SSRAM4-10 of controller 1-2 request visit that tables look-up, the controller 1-2 that then tables look-up obtains the SSRAM4-10 access right, the SSRAM control interface 4-9 give the controller 1-2 that tables look-up with bus control right, the controller 1-2 that tables look-up directly controls SSRAM4-10 data/address bus and address bus, finish read operation to SSRAM4-10, the checking result of reading back from SSRAM4-10 turns back to the controller 1-2 that tables look-up, and is written to as a result among the FIFO.
If the SSRAM current state is just busy, then keep existing equipment to the SSRAM4-10 access right.
After corresponding request was by response, the request position can be cleared, so that accept request next time.
More than describe concrete preferred embodiment of the present invention in detail, yet should be understood that, foregoing description of the present invention should not be construed as the restriction of scope that the present invention is asked for protection, and scope of patent protection of the present invention should be as the criterion with claims.
Claims (10)
1. one kind based on the route querying of FPGA and the dispatching device that refreshes, it is characterized in that, described device comprises a cpu i/f and a controller of tabling look-up, it all is connected with the control unit communication with a control unit and a SSRAM access scheduling with a TCAM access scheduling respectively, in order to schedule access TCAM or SSRAM; Described dispatching device is controlled at the described controller of tabling look-up when utilizing TCAM to table look-up, and described cpu i/f refreshes the contents in table among the SSRAM, and when cpu i/f refreshed list item among the TCAM, the controller of tabling look-up read the checking result among the SSRAM.
2. dispatching device according to claim 1 is characterized in that, be provided with a priority arbitration device in described TCAM access scheduling and the control unit, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
3. dispatching device according to claim 1 and 2 is characterized in that, be provided with a priority arbitration device in described SSRAM access scheduling and the control unit, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
4. dispatching device according to claim 3, it is characterized in that, described TCAM access scheduling and control unit and described SSRAM access scheduling and control unit are respectively arranged with register, and described cpu i/f is by outside TCAM of register mode dereference or SSRAM.
5. one kind based on the route querying of FPGA and the dispatching method that refreshes, it is characterized in that: described dispatching method all is connected with the control unit communication with a TCAM access scheduling and a control unit and a SSRAM access scheduling respectively and comes independent schedule access TCAM and SSRAM by a cpu i/f and a controller of tabling look-up, it is when the described controller of tabling look-up utilizes TCAM to table look-up, and described cpu i/f refreshes the contents in table among the SSRAM; And when described cpu i/f refreshed list item among the TCAM, the described controller of tabling look-up read the checking result among the SSRAM.
6. dispatching method according to claim 5 is characterized in that, described dispatching method is based on priority scheduling, and the priority of described cpu i/f is higher than the described controller of tabling look-up.
7. dispatching method according to claim 6 is characterized in that, described cpu i/f is by outside TCAM of the mode dereference of register read-write and SSRAM.
8. dispatching method according to claim 7 is characterized in that, described cpu i/f and the described controller of tabling look-up are visited TCAM by following steps:
Described cpu i/f is when visit TCAM, if write operation, then the data that at first will send write a data register, if read operation is not then operated described data register, after then the device id that sends number, address and order being write an address command register, set is carried out in read position in the one read-write requests register, send read-write requests; Set is carried out in described also will the table look-up during controller access TCAM request position of request register of tabling look-up, and sends the request of tabling look-up;
Which device access TCAM one priority arbitration device determines according to the read-write requests of described cpu i/f, the request of tabling look-up of TCAM and the current idle condition of TCAM; One TCAM control interface according to the arbitration result of priority arbitration device decision give the described cpu i/f or the controller of tabling look-up with access right, finish and table look-up and refresh work.
9. dispatching method according to claim 7 is characterized in that, described cpu i/f and the described controller of tabling look-up are visited SSRAM by following steps:
Described cpu i/f is when visit SSRAM, if write operation, then the data that at first will send write in the data register, if read operation is not then operated described data register, after the address that will visit writes an address register then, set is carried out in read position in the read-write requests register, send read-write requests; The described controller of tabling look-up is only carried out read operation to outside SSRAM, and it carries out set with the request position of read request register earlier in the time of will visiting outside SSRAM, sends read request;
Which device access SSRAM one priority arbitration device determines according to the read request and the SSRAM current state of the read-write requests of CPU, the controller of tabling look-up; One SSRAM control interface according to the arbitration result of priority arbitration device decision give described cpu i/f or the described controller of tabling look-up with access right, table look-up and refresh work to finish.
10. according to Claim 8 or 9 described dispatching methods, it is characterized in that described priority arbitration device is higher than the read operation of TCAM request of tabling look-up or the described controller of tabling look-up to the priority of described CPU read-write.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2004100777134A CN100407693C (en) | 2004-12-30 | 2004-12-30 | Dispatching method and equipment for searching and updating routes based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2004100777134A CN100407693C (en) | 2004-12-30 | 2004-12-30 | Dispatching method and equipment for searching and updating routes based on FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1798088A CN1798088A (en) | 2006-07-05 |
| CN100407693C true CN100407693C (en) | 2008-07-30 |
Family
ID=36818873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2004100777134A Expired - Fee Related CN100407693C (en) | 2004-12-30 | 2004-12-30 | Dispatching method and equipment for searching and updating routes based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100407693C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101005461B (en) * | 2007-01-16 | 2010-06-16 | 中兴通讯股份有限公司 | IPv6 route list checking and repeating method |
| CN101986271B (en) * | 2010-10-29 | 2014-11-05 | 中兴通讯股份有限公司 | Method and device for dispatching TCAM (telecommunication access method) query and refresh messages |
| CN102685003B (en) * | 2012-04-26 | 2015-01-21 | 华为技术有限公司 | Data switching device and read-back method |
| CN105791163B (en) * | 2014-12-26 | 2019-09-24 | 南京中兴软件有限责任公司 | Update processing method and processing device |
| CN106302174A (en) * | 2015-06-12 | 2017-01-04 | 中兴通讯股份有限公司 | A kind of method and device realizing route querying |
| CN105337972B (en) * | 2015-10-23 | 2018-05-01 | 上海斐讯数据通信技术有限公司 | A kind of network equipment access control method and system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1362822A (en) * | 2002-02-01 | 2002-08-07 | 清华大学 | High speed routing search system based on content addressable memory |
| JP2002290448A (en) * | 2001-03-22 | 2002-10-04 | Nec Corp | Address search machine, its method and storage medium for recording its procedure |
| CN1426207A (en) * | 2003-01-17 | 2003-06-25 | 清华大学 | Searching method and system for simultaneously supporting route search, IP package classification and ARP search |
-
2004
- 2004-12-30 CN CN2004100777134A patent/CN100407693C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002290448A (en) * | 2001-03-22 | 2002-10-04 | Nec Corp | Address search machine, its method and storage medium for recording its procedure |
| CN1362822A (en) * | 2002-02-01 | 2002-08-07 | 清华大学 | High speed routing search system based on content addressable memory |
| CN1426207A (en) * | 2003-01-17 | 2003-06-25 | 清华大学 | Searching method and system for simultaneously supporting route search, IP package classification and ARP search |
Non-Patent Citations (2)
| Title |
|---|
| 基于单FPGA的可伸缩高速IP查找设计. 袁晶，陆颖迪.计算机系统应用，第9期. 2004 |
| 基于单FPGA的可伸缩高速IP查找设计. 袁晶，陆颖迪.计算机系统应用，第9期. 2004 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1798088A (en) | 2006-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8185716B2 (en) | Memory system and method for using a memory system with virtual address translation capabilities | |
| CN100354796C (en) | Methods and appts. for detecting data collision on data bus for different times of memory access execution | |
| US6505287B2 (en) | Virtual channel memory access controlling circuit | |
| CN107590099B (en) | Method for accessing slave machines by multiple hosts, extension device and storage medium | |
| US9871727B2 (en) | Routing lookup method and device and method for constructing B-tree structure | |
| CN101159619B (en) | Fast adding method, device and switching arrangement of ARP table | |
| CN103246613A (en) | Cache device and cache data acquiring method therefor | |
| CN101257626B (en) | Method, apparatus for access DRAM and medium player | |
| JP2003501747A (en) | Programmable SRAM and DRAM cache interface | |
| CN101616099B (en) | Method and device for refreshing hardware forwarding table and routing equipment | |
| CN102541782A (en) | DRAM (Dynamic Random Access Memory) access control device and DRAM access control method | |
| CN102402422A (en) | Processor component and memory sharing method thereof | |
| CN110023916A (en) | A kind of method and apparatus reducing read/write competition in caching | |
| CN100407693C (en) | Dispatching method and equipment for searching and updating routes based on FPGA | |
| JP3444154B2 (en) | Memory access control circuit | |
| US8261023B2 (en) | Data processor | |
| WO2006027643A1 (en) | A virtual address cache and method for sharing data stored in a virtual address cache | |
| US7865691B2 (en) | Virtual address cache and method for sharing data using a unique task identifier | |
| US20070280224A1 (en) | System and method for an output independent crossbar | |
| CN102103545B (en) | Method, device and system for caching data | |
| CN113311994A (en) | Data caching method based on high concurrency | |
| CN101499314A (en) | Memory device and updating method thereof | |
| US7075546B2 (en) | Intelligent wait methodology | |
| CN104778130B (en) | A kind of outer caching device of core for supporting capacity and set association that can flexibly match somebody with somebody | |
| US20060015689A1 (en) | Implementation and management of moveable buffers in cache system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080730 Termination date: 20141230 |
|
| EXPY | Termination of patent right or utility model |