CN100378958C - Method for making polysilicon high-ohmic resistor of integrated circuit - Google Patents
Method for making polysilicon high-ohmic resistor of integrated circuit Download PDFInfo
- Publication number
- CN100378958C CN100378958C CNB2003101226346A CN200310122634A CN100378958C CN 100378958 C CN100378958 C CN 100378958C CN B2003101226346 A CNB2003101226346 A CN B2003101226346A CN 200310122634 A CN200310122634 A CN 200310122634A CN 100378958 C CN100378958 C CN 100378958C
- Authority
- CN
- China
- Prior art keywords
- resistance
- polysilicon
- integrated circuit
- polysilicon layer
- alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The present invention relates to a method for making a high resistance polysilicon resistance of an integrated circuit, which is characterized in that the method comprises the following procedures: 1, preparing a proper silicon chip; 2, depositing a polysilicon layer which is used as a polycrystalline resistance on the silicon chip; 3, pouring impurity elements on the polysilicon layer for adjusting the electric resistivity of the high resistance polysilicon resistance; 4, etching the polycrystalline resistance on the polysilicon layer which is poured with the impurity elements to form resistance patterns; 5, completing alloy contact in the mixed gas atmosphere of N2 /H2 nitrogen and oxygen when the alloy temperature is raised to 435 DEG C to 470 DEG C. Because the present invention sets up a new making method for the polysilicon resistance and the alloy temperature is raised to from 435 DEG C to 470 DEG C, the accuracy of the polysilicon resistance and the ohmic contact level during alloying can be effectively raised. Meanwhile, because of the adoption of an on-line monitoring method, the resistance value of the polysilicon film resistance are ensured to satisfy the requirement of the circuit with high accuracy, the kirhcndall effect is controlled, and the present invention can be widely used for special CSLIC product of the integrated circuits for communication and consequently is very practical.
Description
Technical field
The present invention relates to a kind of manufacture method of integrated circuit, relate in particular to a kind of manufacture method of integrated circuit polysilicon resistance.
Background technology
In the manufacturing process of existing large scale integrated circuit, it is the important process that increases integrated level and dwindle the large scale integrated circuit volume that polysilicon high resistance film resistance (number formulary is generally several kilohms) directly is integrated into circuit inside, but, because the resistance of polysilicon high resistance film resistance is difficult to accurately control, the difficult requirement that reaches accurate control on the technology.For this reason, except polysilicon membrane high resistant resistance must being integrated into the large scale integrated circuit in the circuit inside, have to adopt the form of peripheral circuit to realize some specific function for general simulation and hybrid circuit.
Yet, in the existing processes process, mainly study the deposition process of polycrystal film, all want higher requirement for film thickness and pattern; Inject simultaneously and annealing process research and require also very thoroughly, require the CONCENTRATION DISTRIBUTION of the big or small and impurity of assurance polycrystalline particle, to reach the mobility ideal distribution of polysilicon for polysilicon; And the resistance that guarantees polysilicon resistance is stable also strengthening aspect the polysilicon graphics etching monitoring.
But from current polysilicon membrane state of art, because technology controlling and process is difficult to reach requirement, therefore the discreteness of polysilicon resistance film is bigger, especially in the integrated circuit of having relatively high expectations, can not meet the demands for resistance precision, cause qualification rate low and technological fluctuation is big, caused very big loss.
And, temperature for alloy, consider Kirhcndall (Ke Kandaer) effect, the Kirhcndall effect is meant that the solid solubility of contacting metal in semiconductor is different with the solid solubility of semiconductor in metal, cause the transportation of material inhomogeneous during heat treatment, thereby when semiconducting alloy, can cause the cavity to produce.Therefore,,, cause to form good ohmic contact easily like this, cause HPO high-resistance inhomogeneous by causing in temperature controlling drift so take the lower temperature alloy for fear of this Kirhcndall effect.
Summary of the invention
The object of the present invention is to provide a kind of manufacture method of integrated circuit polysilicon resistance, it can accurately control the resistance of polysilicon high resistance film resistance on ic manufacturing process.
The object of the present invention is achieved like this:
A kind of manufacture method of integrated circuit polysilicon resistance is characterized in may further comprise the steps:
Step 1 is prepared suitable silicon chip;
Step 4, etch polysilicon resistance on the polysilicon layer behind the implanted dopant element forms resistance pattern;
In the manufacture method of above-mentioned integrated circuit polysilicon resistance, wherein, in described step 2, the thickness of deposit polysilicon layer is 450 microns to 550 microns (um) on the silicon chip.
In the manufacture method of above-mentioned integrated circuit polysilicon resistance, wherein, in described step 3, the impurity element that injects on polysilicon layer is a phosphonium ion.
In the manufacture method of above-mentioned integrated circuit polysilicon resistance, wherein, in described step 5, the described time of finishing the alloy contact in N2/H2 (nitrogen hydrogen mixeding gas) atmosphere is half an hour.
The manufacture method of integrated circuit polysilicon resistance of the present invention owing to adopted above-mentioned technical scheme, makes it compared with prior art, has tangible advantage and good effect.
1. the present invention is owing to improved alloy technique, general alloy temperature is brought up between 435 ℃ to 470 ℃, thereby reduced the variance of polysilicon resistance film, the precision of polysilicon resistance film and the stability of technology have been guaranteed, make in identical atmosphere and identical time, improved alloy the time ohmic contact level;
2. the present invention has been owing to taked the method for on-line monitoring, thereby guarantees that the resistance of polysilicon resistance film satisfies the circuit requirement of degree of precision, has improved the qualification rate of product;
3. the present invention is by suitably improving alloy temperature, in the stability of precision that has guaranteed polysilicon resistance film and technology, also can control the Kirhcndall effect preferably, promptly both avoid the generation in cavity when semiconducting alloy, prevent that again HPO is high-resistance inhomogeneous.
Description of drawings
Embodiment by following manufacture method to integrated circuit polysilicon resistance of the present invention can further understand purpose of the present invention, specific structural features and advantage in conjunction with the description of its accompanying drawing.Wherein, accompanying drawing is:
Fig. 1 is the structural representation of integrated circuit polysilicon resistance.
Embodiment
See also shown in Figure 1, this be the integrated circuit polysilicon resistance structural representation, the manufacture method of integrated circuit polysilicon resistance of the present invention may further comprise the steps:
Step 1 is prepared suitable silicon chip;
Step 4, etch polysilicon resistance on the polysilicon layer behind the implanted dopant element forms resistance pattern;
Claims (4)
1. the manufacture method of an integrated circuit polysilicon resistance is characterized in that may further comprise the steps:
Step 1 is prepared suitable silicon chip;
Step 2, the deposit polysilicon layer is as polysilicon resistance on silicon chip;
Step 3, implanted dopant element on polysilicon layer is in order to regulate the resistivity of polysilicon resistance;
Step 4, etch polysilicon resistance on the polysilicon layer behind the implanted dopant element forms resistance pattern;
Step 5 is brought up between 435 ℃ to 470 ℃ at alloy temperature, and finishes the alloy contact in nitrogen hydrogen mixeding gas atmosphere.
2. the manufacture method of integrated circuit polysilicon resistance as claimed in claim 1 is characterized in that: in described step 2, the thickness of deposit polysilicon layer is 450 microns to 550 microns on the silicon chip.
3. the manufacture method of integrated circuit polysilicon resistance as claimed in claim 1 is characterized in that: in described step 3, the impurity element that injects on polysilicon layer is a phosphonium ion.
4. the manufacture method of integrated circuit polysilicon resistance as claimed in claim 1 is characterized in that: in described step 5, the described time of finishing the alloy contact in nitrogen hydrogen mixeding gas atmosphere is half an hour.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101226346A CN100378958C (en) | 2003-12-22 | 2003-12-22 | Method for making polysilicon high-ohmic resistor of integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101226346A CN100378958C (en) | 2003-12-22 | 2003-12-22 | Method for making polysilicon high-ohmic resistor of integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1632946A CN1632946A (en) | 2005-06-29 |
| CN100378958C true CN100378958C (en) | 2008-04-02 |
Family
ID=34844552
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2003101226346A Expired - Fee Related CN100378958C (en) | 2003-12-22 | 2003-12-22 | Method for making polysilicon high-ohmic resistor of integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100378958C (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100409415C (en) * | 2005-12-06 | 2008-08-06 | 上海华虹Nec电子有限公司 | Method for using alpha polycrystal silicon in integrated circuit |
| CN101673671B (en) * | 2009-09-22 | 2013-02-27 | 上海宏力半导体制造有限公司 | Method for manufacturing high-resistance resistors |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4602421A (en) * | 1985-04-24 | 1986-07-29 | The United States Of America As Represented By The Secretary Of The Air Force | Low noise polycrystalline semiconductor resistors by hydrogen passivation |
| JPH0322562A (en) * | 1989-06-20 | 1991-01-30 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
| JPH05275619A (en) * | 1992-03-24 | 1993-10-22 | Sony Corp | Manufacture of semiconductor device |
| CN1196136A (en) * | 1995-09-14 | 1998-10-14 | 艾利森电话股份有限公司 | Polysilicon resistor and method of manufacturing it |
| US6242314B1 (en) * | 1998-09-28 | 2001-06-05 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a on-chip temperature controller by co-implant polysilicon resistor |
| US6261915B1 (en) * | 1991-10-30 | 2001-07-17 | Texas Instruments Incorporated | Process of making polysilicon resistor |
| US6306718B1 (en) * | 2000-04-26 | 2001-10-23 | Dallas Semiconductor Corporation | Method of making polysilicon resistor having adjustable temperature coefficients |
-
2003
- 2003-12-22 CN CNB2003101226346A patent/CN100378958C/en not_active Expired - Fee Related
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4602421A (en) * | 1985-04-24 | 1986-07-29 | The United States Of America As Represented By The Secretary Of The Air Force | Low noise polycrystalline semiconductor resistors by hydrogen passivation |
| JPH0322562A (en) * | 1989-06-20 | 1991-01-30 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
| US6261915B1 (en) * | 1991-10-30 | 2001-07-17 | Texas Instruments Incorporated | Process of making polysilicon resistor |
| JPH05275619A (en) * | 1992-03-24 | 1993-10-22 | Sony Corp | Manufacture of semiconductor device |
| CN1196136A (en) * | 1995-09-14 | 1998-10-14 | 艾利森电话股份有限公司 | Polysilicon resistor and method of manufacturing it |
| US6242314B1 (en) * | 1998-09-28 | 2001-06-05 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a on-chip temperature controller by co-implant polysilicon resistor |
| US6306718B1 (en) * | 2000-04-26 | 2001-10-23 | Dallas Semiconductor Corporation | Method of making polysilicon resistor having adjustable temperature coefficients |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1632946A (en) | 2005-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103165485B (en) | The monitoring method of Millisecond annealing technology stability | |
| CN105810615A (en) | Method and system for monitoring in-situ etching of etching sample by employing crystal oscillator | |
| TW200834679A (en) | Manufacturing method of semiconductor device and semiconductor manufacturing apparatus | |
| CN100378958C (en) | Method for making polysilicon high-ohmic resistor of integrated circuit | |
| CN103151332B (en) | A kind of ONO antifuse unit structure and preparation method thereof | |
| CN102683184A (en) | Manufacture method of ion implantation barrier layer | |
| KR960000360B1 (en) | Low contact resistance process | |
| CN104637811B (en) | Transistor fabrication process and transistor | |
| JPH0817845A (en) | Semiconductor device and manufacture thereof | |
| CN101764094B (en) | A method for adjusting the threshold voltage of complementary metal oxide semiconductor | |
| CN103000623B (en) | Aluminum-gate semiconductor device and manufacturing method thereof | |
| CN111032911B (en) | Selective electroless electrochemical atomic layer deposition in aqueous solution without external voltage bias | |
| CN105047551A (en) | Preparation method of nickel silicon alloy | |
| CN100461367C (en) | Formation of patterned silicon-on-insulator/suspended silicon composite structures by porous silicon technology | |
| CN114743880B (en) | A method for controlling the size of a power semiconductor trench and a power semiconductor structure | |
| KR100839656B1 (en) | PEN bonding method and its structure | |
| JPH06104384A (en) | High-value resistor and manufacturing method thereof | |
| CN101308816A (en) | Method for integrating resistor manufacturing process into high-voltage element | |
| JPS60120549A (en) | Resistor for semiconductor element | |
| JPH0982980A (en) | Manufacture of thin-film semiconductor device | |
| KR100752199B1 (en) | Manufacturing Method of Semiconductor Device | |
| JPS61203652A (en) | Manufacture of semiconductor device | |
| JPS62272521A (en) | Manufacture of semiconductor device | |
| KR101004801B1 (en) | Semiconductor Bipolar Manufacturing Method | |
| KR20010008505A (en) | Method of forming transistor provided with metal-gate electrode |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080402 Termination date: 20151222 |
|
| EXPY | Termination of patent right or utility model |