AU572533B2 - Bit rate transformation of digital signals - Google Patents
Bit rate transformation of digital signalsInfo
- Publication number
- AU572533B2 AU572533B2 AU31243/84A AU3124384A AU572533B2 AU 572533 B2 AU572533 B2 AU 572533B2 AU 31243/84 A AU31243/84 A AU 31243/84A AU 3124384 A AU3124384 A AU 3124384A AU 572533 B2 AU572533 B2 AU 572533B2
- Authority
- AU
- Australia
- Prior art keywords
- pulse
- clock pulse
- digital signals
- clock
- bit rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 230000009466 transformation Effects 0.000 title abstract 2
- 230000005540 biological transmission Effects 0.000 abstract 2
- 230000009897 systematic effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/12—Arrangements providing for calling or supervisory signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention consists of a method for bitrate transformation of digital signals in digital transmission systems in which additional bits are inserted in the digital signal before transmission at the transmitter and then removed again at the receiver. For this purpose a clock pulse is to be generated for writing into and reading out from a memory with address counters, and there must be no systematic pulse jitter. For this purpose the invention provides that on the transmitter side, the clock oscillator for the read-out pulse is phase-locked to a value m/n times the frequency of the clock pulse for writing into the relevant address counter. On the receiver side, the clock oscillator for the read-out clock pulse is phase-locked to a value n/m times the frequency of the write clock pulse. <IMAGE>
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3327380 | 1983-07-29 | ||
| DE19833327380 DE3327380A1 (en) | 1983-07-29 | 1983-07-29 | METHOD FOR BITRATE TRANSFORMING DIGITAL SIGNALS |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| AU3124384A AU3124384A (en) | 1985-01-31 |
| AU572533B2 true AU572533B2 (en) | 1988-05-12 |
Family
ID=6205229
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU31243/84A Ceased AU572533B2 (en) | 1983-07-29 | 1984-07-27 | Bit rate transformation of digital signals |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0133279B1 (en) |
| AT (1) | ATE63024T1 (en) |
| AU (1) | AU572533B2 (en) |
| DE (2) | DE3327380A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU586939B2 (en) * | 1986-12-19 | 1989-07-27 | Siemens Aktiengesellschaft | A method and apparatus for transmitting and receiving a digital signal |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3922897A1 (en) * | 1989-07-12 | 1991-01-17 | Philips Patentverwaltung | PLUG DECISION CIRCUIT FOR A BITRATE ADJUSTMENT ARRANGEMENT |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0016336A1 (en) * | 1979-02-19 | 1980-10-01 | Hitachi, Ltd. | Digital signal transmission system |
| EP0076505A1 (en) * | 1981-10-05 | 1983-04-13 | Nec Corporation | Digital transmitting system |
| AU563948B2 (en) * | 1982-07-23 | 1987-07-30 | British Telecommunications Public Limited Company | Digital data transmission address tracking error correction |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2006504C3 (en) * | 1970-02-13 | 1979-02-01 | Allgemeine Elektricitaets-Gesellschaft Aeg-Telefunken, 6000 Frankfurt | Method for inserting an equidistant sequence of binary signals into the pulse frame of a transmission link |
| CH621445A5 (en) * | 1976-09-09 | 1981-01-30 | Gretag Ag | |
| IT1074199B (en) * | 1976-12-23 | 1985-04-17 | Italiana Telecomunicazioni Ora | ELASTIC MEMORY FOR THE SUPPRESSION OF PHASE DISORDER (JITTER) IN TRANSMISSION SYSTEMS FOR DIGITAL SIGNALS |
| DE2922338C2 (en) * | 1979-06-01 | 1982-10-07 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Line termination device for broadband transmission links |
-
1983
- 1983-07-29 DE DE19833327380 patent/DE3327380A1/en not_active Withdrawn
-
1984
- 1984-07-24 DE DE8484108753T patent/DE3484489D1/en not_active Expired - Lifetime
- 1984-07-24 AT AT84108753T patent/ATE63024T1/en not_active IP Right Cessation
- 1984-07-24 EP EP84108753A patent/EP0133279B1/en not_active Expired - Lifetime
- 1984-07-27 AU AU31243/84A patent/AU572533B2/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0016336A1 (en) * | 1979-02-19 | 1980-10-01 | Hitachi, Ltd. | Digital signal transmission system |
| EP0076505A1 (en) * | 1981-10-05 | 1983-04-13 | Nec Corporation | Digital transmitting system |
| AU563948B2 (en) * | 1982-07-23 | 1987-07-30 | British Telecommunications Public Limited Company | Digital data transmission address tracking error correction |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU586939B2 (en) * | 1986-12-19 | 1989-07-27 | Siemens Aktiengesellschaft | A method and apparatus for transmitting and receiving a digital signal |
Also Published As
| Publication number | Publication date |
|---|---|
| AU3124384A (en) | 1985-01-31 |
| EP0133279A3 (en) | 1987-10-07 |
| EP0133279A2 (en) | 1985-02-20 |
| DE3484489D1 (en) | 1991-05-29 |
| DE3327380A1 (en) | 1985-02-07 |
| EP0133279B1 (en) | 1991-04-24 |
| ATE63024T1 (en) | 1991-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4596026A (en) | Asynchronous data clock generator | |
| US3944926A (en) | Timing technique for NRZ data signals | |
| US4596981A (en) | Synchronizing signal detecting circuit in a digital signal transmitting system | |
| US4146743A (en) | Adaptive sampling decoder-encoder apparatus and method | |
| GB1487570A (en) | Digital data compensation system | |
| KR930703768A (en) | Synchronizer of Digital Telecommunication Terminal Equipment in Asynchronous Transmission Mode | |
| AU572533B2 (en) | Bit rate transformation of digital signals | |
| US3922613A (en) | Information detection apparatus having an adaptive digital tracking oscillator | |
| GB1402176A (en) | Computer interface coding and decoding apparatus | |
| US4703494A (en) | PCM signal transmission system | |
| NO902663D0 (en) | PROCEDURE AND CLUTCH DEVICE FOR PHASIFICALLY REGENERATING A TASK SIGNAL. | |
| AU577336B2 (en) | Regenerating the significant instants of a periodic signal | |
| GB1265402A (en) | ||
| US4598412A (en) | Binary digital data signal reproducing circuit in digital data transmission system | |
| KR900009356Y1 (en) | Jitter absorbing circuit in tape recorder | |
| GB1479313A (en) | Digital data rate converters | |
| US4806907A (en) | Apparatus and method for digital data transmission | |
| JPS5943860B2 (en) | Frame synchronization signal detection circuit | |
| EP0374794A3 (en) | Digital transmitting/receiving apparatus using buffer memory to eliminated effects of jitter | |
| US5422727A (en) | Facsimile apparatus having magnetic tape recording apparatus for data storage | |
| JPH0144062B2 (en) | ||
| EP0103903A1 (en) | Method and apparatus for transferring digital data | |
| JPS5448427A (en) | Facsimile delivery system | |
| DE59008970D1 (en) | Auxiliary signal transmission in a transmission system for digital signals with a high bit rate. | |
| EP0263960A3 (en) | Circuitry for the transmission of data signals |