8000 HIFI3 fixes for 17.0.1 release (LLVM-319) by maciej-czekaj · Pull Request #89 · espressif/llvm-project · GitHub
[go: up one dir, main page]
Skip to content

HIFI3 fixes for 17.0.1 release (LLVM-319) #89

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 45 commits into from
Closed

HIFI3 fixes for 17.0.1 release (LLVM-319) #89

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
45 commits
Select commit Hold shift + click to select a range
9f32f89
[Xtensa] Add definition of S3 output registers.
maciej-czekaj Sep 11, 2023
5450533
[Xtensa] Add Boolean Extension feature
maciej-czekaj Mar 27, 2023
8f6b9f8
[Xtensa] Refactor loadImmediate
maciej-czekaj Mar 27, 2023
014a410
[Xtensa] Implement BRegFixupPass
maciej-czekaj Mar 27, 2023
f3a6f4d
[Xtensa] Add LLVM tests for Boolean Extension
maciej-czekaj Mar 27, 2023
b1b3106
[Xtensa] Separate directory for Clang CodeGen tests
maciej-czekaj Mar 27, 2023
a9d7c74
[Xtensa] Add ABI test for xtbool
maciej-czekaj Mar 27, 2023
ff2eaf9
[Xtensa] Implement conditional move instrinsics
maciej-czekaj Mar 27, 2023
e0da627
[Xtensa] Add basic float intrinsics
maciej-czekaj Mar 27, 2023
521343d
[Xtensa] Implement remaining floating point intrinsics
maciej-czekaj Mar 27, 2023
85f7da5
[Xtensa] Add Cannonlake CPU
maciej-czekaj Mar 27, 2023
dcaa04d
[Xtensa] Make assembler output compatible with GAS
maciej-czekaj Mar 27, 2023
cb095d0
[Xtensa] Add HIFI3 intrinsic functions
maciej-czekaj Jun 29, 2023
491cc86
[Xtensa] Add HIFI3 register classes
maciej-czekaj Jun 29, 2023
17bcd89
[Xtensa] Add HIFI3 target feature
maciej-czekaj Jun 29, 2023
cd77791
[Xtensa] Add HIFI3 instructions
maciej-czekaj Nov 13, 2023
998d1e5
[Xtensa] Add support for boolean vectors
maciej-czekaj Jun 29, 2023
70f33b6
[Xtensa] Add HIFI3 instruction lowering
maciej-czekaj Jun 30, 2023
ee06de9
[Xtensa] Fix alignment in LowerVACOPY()
maciej-czekaj Jun 30, 2023
0da25d8
[Xtensa] Add HIFI3 instruction selection patterns
maciej-czekaj Jun 29, 2023
8374bed
[Xtensa] Add codegen tests for vector operators
maciej-czekaj Jun 29, 2023
b0ccc60
[Xtensa] Add codegen support for HIFI3 intrinsics
maciej-czekaj Jun 29, 2023
35d773f
[Xtensa] Support bit vectors in BRegFixupPass
maciej-czekaj Jun 29, 2023
eb653c2
[Xtensa] Add codegen tests for bit vectors
maciej-czekaj Jun 29, 2023
527f678
[Xtensa] Remove unsspported intrinsic xt_conjc_s
maciej-czekaj Jun 29, 2023
ead3bdb
[Xtensa] Add HIFI3 intrinsic definitions to clang
maciej-czekaj Jun 29, 2023
8febe91
[Xtensa] Add constant checks for HIFI3 intrinsics
maciej-czekaj Jun 29, 2023
96577cc
[Xtensa] Support HIFI3 vectors in LLVM calls
maciej-czekaj Jun 29, 2023
047b189
[Xtensa] Add HIFI3 intrinsics to Clang codegen
maciej-czekaj Jun 29, 2023
41b186d
[Xtensa] Fix xt_lsxp builtin definition
maciej-czekaj Jun 29, 2023
12ef2c8
[Xtensa] Support bool vectors in LLVM calls
maciej-czekaj Jun 29, 2023
1e0c154
[Xtensa] Add --text-section-literals option
maciej-czekaj Jun 29, 2023
3b50ef9
[Xtensa] Add vector conversion builtins
maciej-czekaj Aug 4, 2023
aab53d5
[Xtensa] Add HIFI3 C types and intrinsics
maciej-czekaj Jun 29, 2023
63a0d01
[Xtensa] Add support for decoding from HIFI namespace
maciej-czekaj Oct 16, 2023
b2511b3
tmp: Fix [Xtensa] Add Boolean Extension feature
gerekon Jan 9, 2024
a4be468
tmp: Fix [Xtensa] Add HIFI3 intrinsic functions
gerekon Jan 9, 2024
f09a807
tmp: Fix [Xtensa] Add vector conversion builtins
gerekon Jan 9, 2024
b448dd6
tmp: Fix [Xtensa] Add HIFI3 intrinsics to Clang codegen
gerekon Jan 9, 2024
424838f
tmp: Fix [Xtensa] Implement Xtensa ABI lowering.
gerekon Jan 9, 2024
05a738c
DROPME: esp/ci: Adds GH PR workflow to run tests
gerekon Dec 28, 2023
6ae38f3
DROPME: [Toolchain][Xtensa][Tests] Fix calling clang++ in tests
gerekon Dec 29, 2023
e3f239d
tmp: Fix [Xtensa] Add basic float intrinsics
gerekon Jan 9, 2024
3dc2319
[Xtensa] Fix LLVM argument size for bool vectors.
maciej-czekaj Jan 15, 2024
e89f8ed
[Xtensa] Fix reg scavenging in XtensaRegisterInfo
maciej-czekaj Jan 15, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
[Xtensa] Add HIFI3 intrinsic definitions to clang
  • Loading branch information
@maciej-czekaj @gerekon
maciej-czekaj authored and gerekon committed Jan 9, 2024
commit ead3bdbfb5326a4945be30a9d715b9f70a25641e
1 change: 0 additions & 1 deletion clang/include/clang/Basic/BuiltinsXtensa.def
View file
Open in desktop
46B7
Original file line number Diff line number Diff line change
Expand Up @@ -286,4 +286,3 @@ BUILTIN(__builtin_xtensa_xt_wur_fsr, "vi", "n")
// generated code
#include "clang/Basic/BuiltinsXtensaESP32S3.def"

#undef BUILTIN
Loading
0