[go: up one dir, main page]

IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Thermal and competition aware mapping for 3D network-on-chip
Bixia ZhangHuaxi GuYintang YangKun WangZhengyu Wang
Author information
JOURNAL FREE ACCESS

2012 Volume 9 Issue 19 Pages 1510-1515

Details
Abstract
Three-dimensional network-on-chip (3D NoC), which combines NoC with 3D IC technology, offers several prominent advantages, including reduced overall interconnection length and design flexibility. However, it suffers from the high chip temperature problem. In the ciliated 3D Mesh architecture, the competition for the port of the router is fierce. A new temperature and network competition-aware mapping algorithm is proposed to reduce the peak temperature and decrease the network competition. The new algorithm can realize the multi-objective mapping and ensure a lower time complexity. Simulation results show that our method achieves an appropriate balance between peak temperature and network competition.
Content from these authors
© 2012 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top