[go: up one dir, main page]
Scribd
Upload
43 views2 pages

Unit-1 Important Questions

The document consists of a series of questions related to computer organization, architecture, and various components of computer systems. It covers topics such as bus arbitration, addressing modes, arithmetic operations using complements, stack organization, micro-operations, and instruction formats. Additionally, it includes practical programming tasks and theoretical discussions on memory operations and digital computer systems.

Uploaded by

hydra02232
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
43 views2 pages

Unit-1 Important Questions

The document consists of a series of questions related to computer organization, architecture, and various components of computer systems. It covers topics such as bus arbitration, addressing modes, arithmetic operations using complements, stack organization, micro-operations, and instruction formats. Additionally, it includes practical programming tasks and theoretical discussions on memory operations and digital computer systems.

Uploaded by

hydra02232
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Q1) Explain the following

a) Computer Organization vs Computer Architecture


b) Functional Unit of a Computer System
c) System Buses and its Types
d) Multiplexer vs Decoder

Q2) What is bus arbitration? Explain daisy chaining and polling method with diagram.

Q3) What is 1’s complement and 2’s complement representation? Perform the following arithematic
operation

a) 110010-010110 using 1’s complement


b) (-31)-(+15) using 2’s complement.

Q4) Explain the various addressing modes with an example.

OR

An instruction is stored at location 300 with its address field at location 301. The address field has
the value 400. A processor register R1 covtains the nrmber 200. Evaluate the effective address if the
addressing mode of the instruction is

a) Direct
b) Immediate
c) relative
d) Register indirect
e) Index with r1 as index register.

Q5) Write a program to evaluate arithematic expressions using three, two, one and xero address
instruction in general register organization

X= (A-B)+C*(D*E-F/G+H*K

Q6) What is stack organization? Explain the difference between register stack and memory stack
with suitable diagram.

Q7) What is micro-operation. Explain the following microoperation with an example

a) Selective set
b) Arithematic left shift
c) Selective complement
d) Circular right shift

Q8) Write short notes on any two

a) Common bus system


b) 3 state bus buffer
c) Register transfer
d) 4 bit adder/subtractor circuit.

Q9) Discuss the following

a) No. of address lines and data lines and data lines in a memory of
(i) 4KB
(ii) 128KB
b) Infix to Postfix (Reverse Polish Notation) A*B+C*D+E*F
c) Register A holds the 8-bit binary 11011001. Determine the B operand and the logic micro
operation to be performed in order to change the value in A to
(i) 01101101
(ii) 11111101
d)
(i) The following statements specify a memory. Explain the memory operation in each
case
a) R2 M[AR]
b) M[AR] R3
c) R5 M[R5]
(ii) An 8-bit register contains the binary value 10011100. Calculate the register value
after an arithematic shift right. Starting from the initial number 10011100,
determinethe register value after the arithematic shift left and state whether there
is an overflow.

Q10) the memory unit of a computer has 256 words of 32 bits each. The computer has an
instruction format with four fields: an operation code, a mode field to specify one of seven
addressing modes, a register address field to specify one of 60 processor registers and a memory
address. State the instruction format and the mumber of bits in each field if the instruction in one
memory word.

Q11) A digital computer has a common bus system for 32 registers of 16 bits each. The bus is
constructed with multiplexers. How many inputs are there in each multiplexer? How many
multiplexers are there in the bus? What is the size of each bus?

You might also like