B140HTN01 3-Auo
B140HTN01 3-Auo
B140HTN01 3-Auo
AU OPTRONICS CORPORATION
( V ) Preliminary Specifications
( ) Final Specifications
.tw
Module 14.0” FHD 16:9 Color TFT-LCD
with LED Backlight design
m
Note ( ) LED Backlight with driving circuit design
Customer
d
Date
.co Approved by Date
slc
Jonken Fan 02/24/2014
w.y
Checked &
Date Prepared by Date
Approved by
Contents
1. Handling Precautions....................................................................................... 4
2. General Description.......................................................................................... 5
2.1 General Specification......................................................................................................... 5
2.2 Optical Characteristics....................................................................................................... 6
.tw
3. Functional Block Diagram.............................................................................. 11
4. Absolute Maximum Ratings........................................................................... 12
4.1 Absolute Ratings of TFT LCD Module ............................................................................. 12
4.2 Absolute Ratings of Environment..................................................................................... 12
5. Electrical Characteristics............................................................................... 13
m
5.1 TFT LCD Module ............................................................................................................. 13
5.2 Backlight Unit................................................................................................................... 16
6. Signal Interface Characteristic ...................................................................... 17
.co
6.1 Pixel Format Image.......................................................................................................... 17
6.2 Integration Interface Requirement ................................................................................... 18
6.3 Interface Timing ............................................................................................................... 22
6.4 Power ON/OFF Sequence ............................................................................................... 23
d
7. Panel Reliability Test...................................................................................... 26
7.1 Vibration Test ................................................................................................................... 26
slc
7.2 Shock Test ....................................................................................................................... 26
7.3 Reliability Test .................................................................................................................. 26
8. Mechanical Characteristics ........................................................................... 27
8.1 LCM Outline Dimension................................................................................................... 27
w.y
Record of Revision
m .tw
d .co
slc
w.y
ww
1. Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input
connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration
.tw
or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on
hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure
m
human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
.co
9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate
nor tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
example), do not twist nor bend the TFT Module even momentary. At designing the
enclosure, it should be taken into consideration that no bending/twisting forces are
d
applied to the TFT Module from outside. Otherwise the TFT Module may be
damaged.
slc
12) Small amount of materials having no flammability grade is used in the LCD module. The
LCD module should be supplied by power complied with requirements of Limited Power
Source (IEC60950 or UL1950), or be applied exemption.
13) Disconnecting power supply before handling LCD modules, it can prevent electric shock,
w.y
DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT
module that a LED light bar build in as a light source of back light unit. It can prevent
electrostatic breakdown.
ww
2. General Description
B140HTN01.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel,
a driver circuit, and LED backlight system. The screen format is intended to support the 16:9
FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight
driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.
B140HTN01.2 is designed for a display unit of notebook style personal computer and
.tw
industrial machine.
2.1 General Specification
The following items are characteristics summary on the table at 25 ℃ condition:
Items Unit Specifications
m
Screen Diagonal [mm] 354.69
Active Area [mm] 309.14x173.89
Pixels H x V
Pixel Pitch
Pixel Format
d .co[mm]
1920x3(RGB) x 1080
0.161X0.161
R.G.B. Island
.tw
The optical characteristics are measured under stable conditions at 25
Item Symbol Conditions Min. Typ. Max. Unit Note
White Luminance 5 points average 2
255 300 - cd/m 1, 4, 5.
ILED=20mA
θR Horizontal (Right) 40 45 -
m
degree
θL CR = 10 (Left) 40 45 -
Viewing Angle 4, 9
ψH Vertical (Upper) 10 15 -
ψL CR = 10 (Lower) 30 35 -
Luminance
Uniformity
Luminance
Uniformity
Contrast Ratio
d δ5P
δ13P
CR
.co 5 Points
13 Points
-
-
400
-
-
500
1.25
1.60
-
1, 3, 4
2, 3, 4
4, 6
Cross talk % 4 4, 7
Response Time TRT Rising + Falling - 8 16 msec 4, 8
slc
Rx 0.590 0.620 0.650
Red
Ry 0.320 0.350 0.380
Gx 0.290 0.320 0.350
Color / Green
Gy
w.y
NTSC % - 60 -
W
W /4 W /4 W /4 W /4
H /4
1 2
.tw
H /4
H 3
H /4
4 5
m
H /4
W /4 W /4
10
1 2 3
H /4
4 5
slc
H /4
H 6 7 8
H /4
w.y
9 10
H /4 11 12 13
10
Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the
minimum test point luminance
ww
δ
Maximum Brightness of five points
W5 =
Minimum Brightness of five points
δ
Maximum Brightness of thirteen points
W13 =
Minimum Brightness of thirteen points
Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.
Photo detector
.tw
°
Field=2
50 cm
m
Note 5
LCD Panel
.coCenter of the screen
: Definition of Average Luminance of White (Y ):
d
L
TFT-LCD Module
Measure the luminance of gray level 63 at 5 points ,Y = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
slc
L
Where
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
.tw
Note 8: Definition of response time:
m
The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black” to
“White” (falling time) and from “White” to “Black” (rising time), respectively. The response time interval between
the 10% and 90% of amplitudes. Refer to figure as below.
100%
"White"
.co "Black"
"White"
Signal(Relative value)
90%
d
slc
10%
0%
Tr Tf
w.y
ww
m .tw
d .co
slc
w.y
ww
m .tw
d .co
slc
w.y
ww
.tw
4.2 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
o
Operating Temperature TOP 0 +50 [ C] Note 4
Operation Humidity HOP 5 95 [%RH] Note 4
o
Storage Temperature TST -20 +60 [ C] Note 4
m
Storage Humidity HST 5 95 [%RH] Note 4
Note 1: At Ta (25 ℃)
.co
Note 2: Permanent damage to the device may occur if exceed maximum values
Note 3: LED specification refer to section 5.2
Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
d
Twb=39°C
slc
w.y
ww
5. Electrical Characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows;
The power specification are measured under 25 ℃ and frame frenquency under 60Hz
.tw
Symble Parameter Min Typ Max Units Note
VDD Logic/LCD Drive 3.0 3.3 3.6 [Volt]
Voltage
PDD VDD Power - - 1.0 [Watt] Note 1
IDD IDD Current - - 303 [mA] Note 1
m
IRush Inrush Current - - 2000 [mA] Note 2
VDDrp Allowable - - 100 [mV]
Logic/LCD Drive p-p
Ripple Voltage
Note 2
.co
:Black Pattern at 3.3V driving voltage. (P
Typical Measurement Condition : Mosaic Pattern
:Measure Condition
d max=V3.3 x Iblack)
slc
w.y
ww
90% 3.3V
10%
0V
0.5ms
m .tw
d .co
slc
w.y
m .tw
Display port AUX_CH
Min Typ Max unit
VCM AUX DC Common Mode Voltage 0 2 V
VDiffP-P .co
AUX Peak-to-peak Voltage at a receiving Device
Symbol
.tw
Parameter Min Typ Max Units Condition
Backlight Power PLED - - 3.6
℃
[Watt] (Ta=25 ), Note 1
Consumption Vin =12V
m
Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency
Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.
Parameter
LED Power Supply
d .co
Symbol
VLED
Min
7.0
Typ
12.0
Max
21.0
Units
[Volt]
Remark
High Level
VPWM_EN Interface
PWM Logic Input
Low Level
- - 0.5 [Volt] (Ta=25 ℃)
PWM Input Frequency FPWM 200 1K 2K Hz
Duty 5 -- 100
*Note 2
Note 1 : Recommend system pull up/down resistor no bigger than 10kohm
Note 2 : If the PWM duty ratio(min) is set between 5% to 1% ,the PWM input frequency should be set below 1KHz . The
brightness-duty characteristic might not be able to keep in it’s linearity if the dimming control is operated in 1% to
5% range
m .tw
d .co
slc
w.y
ww
.tw
components.
m
Mating Housing/Part Number IPEX or compatible
d .co
slc
w.y
ww
eDP lane is a differential signal technology for LCD interface and high speed data transfer device.
PIN NO Symbol Function
.tw
3 Lane1_N Comp Signal Link Lane 1
m
7 Lane0_P True Signal Link Lane 0
10
11
AUX_CH_P
AUX_CH_N
H_GND
d .co
True Signal Auxiliary Ch.
.tw
33 GND Ground–Shield
m
37 TP_CLK No Connect (Reserved for TP)
39
40
INT
RST
d .co
No Connect (Reserved for TP)
.tw
Connector
m
Pin 30 Pin 1
3. Lane1-
4. Lane1+
6. Lane0-
7.Lane0+
ww
Frame Rate - - 60 - Hz
.tw
Clock frequency 1/ TClock 69.4 70.5 75 MHz
m
Period TH 1040 1050 1084
Horizontal
Active THD 960 TClock
Section
Blanking THB 80 90 124
m .tw
d .co
Display Port AUX_CH transaction only:
slc
w.y
ww
m .tw
d .co
slc
Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video
under the following conditions:
w.y
-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end
of T9).
-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ)
from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system
development and debugging purpose.
ww
Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage
to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with
the time specified within T3 max.
m .tw
d .co
slc
w.y
ww
.tw
Frequency: 10 - 500Hz Random
Sweep: 30 Minutes each Axis (X, Y, Z)
m
Test Spec:
Test method: Non-Operation
Acceleration: 220 G , Half sine wave
Active time: 2 ms
Pulse:
Operation
High Temperature
℃, 35%RH, 300h
Ta= 60℃
Storage
Low Temperature
℃, 50%RH, 250h
Ta= -20℃
Storage
Thermal Shock
℃to 60℃
Ta=-20℃ ℃, Duration at 30 min, 100 cycles
ww
Test
Contact : ±8 KV Note 1
ESD
Air : ±15 KV
Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. Self-recoverable.
No data lost, No hardware failures.
Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%
tw
8. Mechanical Characteristics
8.1 LCM Outline Dimension
m.
.co
s lcd
w.y
請勿觸碰
Don't Touch! 請勿觸碰
ww
Don't Touch!
tw
m.
.co
s lcd
w.y
ww
Note: Prevention IC damage, IC positions not allowed any overlap over these areas.
m .tw
d .co
slc
w.y
ww
m .tw
d .co
slc
9.3 Shipping Package of Palletizing Sequence
w.y
ww
.tw
04 FF 11111111 255
05 FF 11111111 255
06 FF 11111111 255
07 00 00000000 0
08 EISA Manuf. Code LSB 06 00000110 6
09 Compressed ASCII AF 10101111 175
m
0A Product Code 3D 00111101 61
0B hex, LSB first 10 00010000 16
0C 32-bit ser # 00 00000000 0
0D
0E
0F
10
11
d
Week of manufacture
Year of manufacture
.co 00
00
00
00
17
00000000
00000000
00000000
00000000
00010111
0
0
0
0
23
12 EDID Structure Ver. 01 00000001 1
13 EDID revision # 04 00000100 4
Video input def.
slc
14 (digital I/P, non-TMDS, CRGB) 95 10010101 149
15 Max H image size (rounded to cm) 1F 00011111 31
16 Max V image size (rounded to cm) 11 00010001 17
17 Display Gamma (=(gamma*100)-100) 78 01111000 120
18 Feature support (no DPMS, Active OFF, RGB, tmg Blk#1) 02 00000010 2
w.y
1F Blue x 26 00100110 38
20 Blue y 24 00100100 36
21 White x 50 01010000 80
22 White y 54 01010100 84
23 Established timing 1 00 00000000 0
24 Established timing 2 00 00000000 0
25 Established timing 3 00 00000000 0
26 Standard timing #1 01 00000001 1
27 01 00000001 1
28 Standard timing #2 01 00000001 1
29 01 00000001 1
2A Standard timing #3 01 00000001 1
2B 01 00000001 1
.tw
34 Standard timing #8 01 00000001 1
35 01 00000001 1
36 Pixel Clock/10000 LSB 14 00010100 20
37 Pixel Clock/10000 USB 37 00110111 55
38 Horz active Lower 8bits 80 10000000 128
m
39 Horz blanking Lower 8bits B4 10110100 180
3A HorzAct:HorzBlnk Upper 4:4 bits 70 01110000 112
3B Vertical Active Lower 8bits 38 00111000 56
Vertical Blanking Lower 8bits
3C
3D
3E
3F
40
Vert Act : Vertical Blanking
HorzSync. Offset
HorzSync.Width
VertSync.Offset : VertSync.Width
d
Horz&Vert Sync Offset/Width Upper 2bits
.co
(upper 4:4 bit)
26
40
30
64
31
00100110
01000000
00110000
01100100
00110001
38
64
48
100
49
41 00 00000000 0
42 Horizontal Image Size Lower 8bits 35 00110101 53
43 Vertical Image Size Lower 8bits AD 10101101 173
slc
44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16
45 Horizontal Border (zero for internal LCD) 00 00000000 0
46 Vertical Border (zero for internal LCD) 00 00000000 0
47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24
w.y
.tw
62 HSO 00 00000000 0 nVDPS
HS Reserved 00
63 00 00000000 0
64 VTOTAL 00 00000000 0
65 VA 00 00000000 0
66 VBL 00 00000000 0
m
67 VFP 00 00000000 0
68 VBP 00 00000000 0
69 VB 00 00000000 0
VSO
6A
6B
6C
6D
6E
VS
Detail Timing Description #4
Flag
Reserved
.co
For Brightness Table and Power Consumption
d 00
00
00
00
00
00000000
00000000
00000000
00000000
00000000
0
0
0
0
0
6F 02 00000010 2
70 Flag 00 00000000 0 Header
71 PWM % [7:0] @ Step 0 0C 00001100 12
slc
72 PWM % [7:0] @ Step 5 21 00100001 33
73 PWM % [7:0] @ Step 10 FF 11111111 255
74 Nits [7:0] @ Step 0 16 00010110 22
75 Nits [7:0] @ Step 5 3C 00111100 60
w.y
7C Flag 20 00100000 32
7D Flag 20 00100000 32
7E Extension Flag 00 00000000 0
7F Checksum 53 01010011 83