[go: up one dir, main page]

0% found this document useful (0 votes)
80 views5 pages

DLD QB

This document contains a question bank for the subject Digital Logic Design. It covers 5 units: 1. Binary Systems & Boolean Algebra - Questions related to number conversions, Boolean expressions, and identities. 2. Gate Level Minimization - Questions on minimizing Boolean expressions using K-maps and implementing with logic gates. 3. Combinational Logic - Questions about combinational circuits like adders, decoders, multiplexers. 4. Synchronous Sequential Logic - Questions about flip-flops, counters, registers and their working. 5. Memory and Programmable Logic - Questions on topics like error correction, PLA, PAL and memory decoding.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
80 views5 pages

DLD QB

This document contains a question bank for the subject Digital Logic Design. It covers 5 units: 1. Binary Systems & Boolean Algebra - Questions related to number conversions, Boolean expressions, and identities. 2. Gate Level Minimization - Questions on minimizing Boolean expressions using K-maps and implementing with logic gates. 3. Combinational Logic - Questions about combinational circuits like adders, decoders, multiplexers. 4. Synchronous Sequential Logic - Questions about flip-flops, counters, registers and their working. 5. Memory and Programmable Logic - Questions on topics like error correction, PLA, PAL and memory decoding.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

QUESTIONBANK 2021

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR


Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code: Digital Logic Design (20CS0503) Course & Branch: B.Tech –CSE,CSIT,CSM,CIC
Year &Sem: I-B.Tech& II-Sem Regulation: R20

UNIT –I
BINARY SYSTEMS & BOOLEAN ALGEBRA

1 a)Convert the following numbers [L5][CO1] 6M


i)(41.6875)10to Hexadecimal number
ii)(11001101.0101)2to base-8 andbase-4
b) Subtract (111001)2 from (101011) using2’scomplement? [L5][CO1] 6M
2 a) Convert the following numbers [L5][CO1] 3M
i) (AB)16=( )2 ii) (1234)8=( )16iii)(101110.01)2=( )8
b)Convert the following to binary and then to gray code (AB33)16 [L5][CO1] 4M
c) Perform the following Using BCD arithmetic (7129) 10 + (7711) 10 [L5][CO1] 5M
3 Explain the Binary codes with examples? [L2][CO1] 12M
4 Explain about complements with examples? [L2][CO1] 12M
5 Convert the following [L6][CO1] 12M
a)(1AD)16=( )10 b) (453)8=( )10 c) (10110011)2=( )10d) (5436)10=()16
6 Prove the following identities: [L5][CO1] 6M
(i) A’ B’ C’ + A’ B C’ + A B’ C’ + A B C’ = C’.
(ii) A B + A B C + A’ B + A B’ C = B + A C. [L5][CO1] 6M
7 Reduce the following Boolean Expressions to the indicated number of
literals:
a) A’C’+ABC+AC’+AB to three literals. [L6][CO1] 4M
b) (X’Y’+Z)’+Z+XY+WZ to three literals. [L6][CO1] 4M
c) A’B (D’+C'D)+B(A+A’CD) to one literal. [L6][CO1] 4M
8 a)Simplify the Boolean expressions to minimum number of literals [L6][CO1] 6M
i) X’ + XY + X Z’+XYZ’
ii) (X+Y)(X+Y’)
b) Obtain the Complement & Dual of Boolean Expression [L5][CO1] 6M
i)A+B+A’B’C
ii) AB + A (B +C) +B’(B+D)
9 a) Express the Boolean function F=A+BꞌC as a sum of min terms. [L1][CO1] 6M
b) Convert the given expression in standard POS form: [L6][CO1] 6M
Y=A(A+B+C)
10 a) Convert the given expression in standard POS form: [L6][CO1] 6M
Y = (A + B) (B + C) (A + C).
b) Convert the following numbers [L6][CO1] 6M
i) (615)10=( )16ii) (214)10=( )8 iii) (0.8125)10=( )2
iv) (658.825)10=()8v)(54)10=( )2
QUESTIONBANK 2021

UNIT –II

GATE LEVEL MINIMIZATION

1 Simplify the following Boolean expression using K-MAP and [L6][CO1] 12M
implement using NAND gates.
F(W,X,Y,Z)=XYZ+WXY+WYZ+WXZ
2 Simplify the Boolean expression using K-MAP [L6][CO5] 12M
F(A,B,C,D) =∑m(1,2,3,8,9,10,11,14)+d(7,15)
3 Simplify the Boolean expression using K-map and implement [L6][CO1] 12M
using NAND gates
F(A,B,C,D)= ∑m(0,2,3,8,10,11,12,14)
4 Reduce the expression [L6][CO5] 12M
f(x,y,z,w)= πM(0,2,7,8,9,10,11,15) .d (3,4) using K-Map?
5 [L6][CO1] 12M
Simplify the Boolean expression using K-map?
F(A,B,C,D,E)=∑m(0,1,4,5,16,17,21,25,29)
6 Simplify the following expressions, and implement them [L6][CO5] 12M
with two-level NAND gate circuits:
a) AB′ + ABD + ABD′ + A′C′D′ + A′BC′
b) BD + BCD′ + AB′C′D′
7 Explain NAND-NOR implementations? [L2][CO1] 12M
8 a) Design the circuit by Using NAND gates [L6][CO5] 6M
F= ABC’+DE+AB’D’
b) Design the circuit by Using NOR gates [L6][CO5] 6M
F= (X+Y).(X’+Y’+Z’)
9 Simplify the Boolean expression using K-MAP [L6] [CO1] 12M
F(A,B,C,D,E)=∑m(0,2,4,6,9,11,13,15,17,21,25,27,29,31)
10 Simplify the Boolean expressionusing K-MAP [L6][CO5] 12M
F(A,B,C,D) = πM (3,5,6,7,11,13,14,15).d(9,10,12)
QUESTIONBANK 2021

UNIT –III

COMBINATIONAL LOGIC

1 Draw and explain the working of a Carry- Look ahead adder? [L2][CO2] 12M
2 a)Implement the following Boolean function using 8:1 [L5][CO5] 6M
multiplexer
F(A, B, C, D) = A’BD’ + ACD + A’C’ D +B’CD
b) Explain about parallel adder? [L2][CO2] 6M
3 a)Explain Design Procedure of combinational circuits? [L2][CO2] 6M
b) Explain Full binary subtractor in detail? [L2][CO2] 6M
4 Design the combinational circuit binary to graycode? [L5][CO2] 12M
5 a) Explain about Binary Half Adder? [L2] [CO2] 6M
b) Design and draw a full adder circuit. [L5][CO2] 6M
6 a)Implement the following Boolean function using 8:1 [L5][CO5] 6M
multiplexer
F(A,B,C.D)=ΣM(0,1,2,5,7,8,9,14,15)
b) Explain about Decimal Adder? [L2][CO2] 6M
7 a) Design a 4 bit adder-subtractor circuit and explain the operation [L5][CO2] 6M
in detail?
b) Explain the functionality of a Multiplexer? [L2][CO2] 6M
8 Implement BCD to 7-segment decoder for common anode using [L5][CO5] 12M
4:16 decoder?
9 a) Design a 4 bit binary parallel subtractor and the explain [L5][CO2] 6M
operation in detail?
b) Design the combinational circuit of Binary to Excess-3 code [L5] [CO2] 6M
convertor?
10 a)What is combinational circuits and explain analysis and design [L1][CO2] 6M
procedure of combinational circuits .
b) Explain about Priority encoder? [L2][CO2] 6M
QUESTIONBANK 2021

UNIT –IV

SYNCHRONOUS SEQUENTIAL LOGIC

1 a) Explain the Logic diagram of JK flip-flop? [L2][CO2] 6M


b) Write difference between Combinational & Sequential [L5] [CO4] 6M
circuits?
2 a) Explain the Logic diagram of SR flip-flop? [L2] [CO2] 6M
b) Design and draw the 3 bit up-down synchronous counter? [L5] [CO2] 6M
3 a) Draw and explain the operation of D Flip-Flop? [L2] [CO4] 6M
b) Explain about Shift Registers? [L2] [CO4] 6M
4 a) Draw and explain the operation of T Flip-Flop? [L5] [CO2] 6M
b) Explain about Ring counter? [L2] [CO4] 6M
5 a) Explain about ripple counter? [L2][CO2] 6M
b)What is state assignment? Explain with a suitable example? [L1][CO4] 6M
6 Explain the working of the following [L2 ,L5] 12M
[CO2]
i) J-Kflip-flop
ii) S- Rflip-flop
iii) Dflip-flop
7 Explain the design of a 4 bit binary counter with parallel load [L2][CO4] 12M
in detail?
8 What is race-around condition? How its eteliminate does is a [L1] [CO4] 12M
Master–slave J-K flip-flop?
9 a) Explain synchronous and ripple counters compare their [L2][CO2] 6M
merits and demerits?
b) Design a 4 bit binary synchronous counter with D-flipflop? [L5] [CO2] 6M
10 a) Write the truth table of clocked T- FlipFlop? [L1][CO2] 4M
b) Write the differences between latches and flip flops? [L1] [CO2] 4M
c) Write the differences between synchronous and [L1][CO4] 4M
asynchronous counters?
QUESTIONBANK 2021

UNIT –V

MEMORY AND PROGRAMMABLE LOGIC

1 Explain about Error correction & Detection Codes with examples? [L2][CO6] 12M

2 a) Write short notes on PLA [L5] [CO6] 4M


b) Implement the following Boolean function using PLA: [L5][CO6] 8M
F1(A,B,C)=Σm(3,5,6,7)
F2(A,B,C)=Σm(0,2,4,7)
3 Implement the following function using PLA [L5][CO6] 12M
A(x,y,z)=∑m(1,2,4,6)
B(x,y,z)=∑m(0,1,6,7)
C(x,y,z)=∑m(2,6)
4 Design a Combinational circuit using PAL by considering the following [L5][CO6] 12M
Boolean Functions given in sum of min terms:
W(A,B,C,D)=ΣM(2,12,13)
X(A,B,C,D)=Σm(7,8,9,10,11,12,13,14,15)
Y(A,B,C,D)=Σ(0,2,3,4,5,6,7,8,10,11,15)
Z(A,B,C,D)=Σ(1,2,8,12,13)
5 What is memory decoding? Explain about the construction of 4 X 4 [L1,L2][CO3 12M
RAM? ]
6 Construct the PROM using the conversion from BCD code to Excess- [L3] [CO3] 12M
3code?
7 Implement the following functions using PLA. [L5][CO6] 12M
A(x,y,z)=∑m(1,2,4,6)B(x,y,z)=∑m(0,1,6,7)c(x,y,z)=∑m(2,6)
8 Construct the PLA using the conversion from BCD code to [L3] [CO3] 12M
Excess-3code?
9 a)Write difference between PROM ,PLA&PAL? [L5][CO6] 6M
b) Implement the following Boolean expressions using ROM [L5][CO6] 6M
F1(A,B,C)=Σ(m(0,2,4,7)
F2(A,B,C)=Σm(1,3,5,7)
10 a)What is ROM? List the different types of ROMs. [L1] [CO6] 6M
b) Implement following Boolean functions using PLA [L5][CO6] 6M
F1(A,B,C)=Σm(0,1,3,5) and F2(A,B,C)=Σm(0,3,5,7)

You might also like