[go: up one dir, main page]

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 3

ELECTRONIC DEVICES AND CIRCUITS

COURSE OUTLINE

Subject Code:20EE32 Total Hours: 45


Credits: 03 Hours per week: 03

Course Objective:

To understand, analyse and design various diode circuits like, Rectifiers, regulators, clippers
and clampers
1. To understand, analyse and design various biasing circuits of BJT and FET and to
analyse the small signal equivalent Circuits of BJT Amplifiers and frequency
response of a BJT amplifier.
2. To understand, analyse and design single stage amplifier circuit using BJT.  
3. To understand, analyse the concept of feedback and various types of feedback
circuits. 
4. To understand, analyse and design the various oscillator circuits 

Unit-1             9 hours
Semiconductor Diodes and Applications 
Introduction, Characteristics and parameters, Diode approximations, DC load Line Analysis,
Temperature effects, Diode AC models, Diode Specifications, Zener Diodes. Series Clipping
Circuits, Shunt Clipping Circuits, Clamping Circuits.

Unit - 2               9 hours
Diode Applications and Regulators
Half wave rectification, Full wave rectification, RC and LC power supply filters, Zener Diode
Voltage Regulators, Series and Shunt regulator switching regulator.
T1: 3.1, 3.2, 3.5, 3.7-3.12

Unit - 3             10 hours
Bipolar Junction Transistors Biasing: (Both NPN and PNP):
Transistor operation Voltage and Current notations, Characteristics (input, output and
transfer) in CB, CE, CC configurations. 
Introduction, DC load Line and Bias point, Base Bias, Collector to Base Bias, Voltage
Divider Bias, Comparison of Basic Bias Circuits, Thermal Stability of Bias Circuits,
Transistor Models and Parameters, Single stage CE amplifier analysis.
T1:4.1 – 4.3,4.6,5.1-5.5,5.9,6.1,6.3,6.4 

Unit - 4 8 hours
Field Effect Transistors:
JFET, JFET characteristics, MOSFETs, 
FET Biasing: DC Load Line and Bias Point, Gate Bias, Self-Bias, Voltage divider bias,
Comparison of Basic JFET Bias Circuits, MOSFET Biasing, 
T1:9.1,9.2,9.4,9.5,10.1-10.5,10.10 (Material from NET)

Unit - 5                         9 hours
Feedback and Oscillator Circuits power amplifiers:
Feedback and Oscillator Circuits: Feedback concepts, Feedback connection types, circuits,
Feedback Amplifiers, Oscillator Operation, Phase-shift Oscillator, Wien Bridge Oscillator,
Crystal Oscillator, AC load line, Class A, Class B, Class C and Class AB amplifiers
(Efficiency and distortion)

Course Outcomes:

At the end of the course, students will be able 


CO1: Analyse the various electronic devices, like diode, BJT and FET.
CO2: Examine the various circuits like rectifiers, regulators, clipper and clamping circuits.
CO3: Design various biasing circuits of BJT circuits and also the frequency response of the
BJT amplifier circuits.
CO4: Design various biasing circuits of FET circuits and also the FET amplifier
circuits.                 
CO5: Estimate the feedback and Oscillators circuit using electronic device like BJT                
CO6: Demonstrate and analyse operations of circuit through PSIM.
TEXT BOOKS:
1. David A. Bell “Electronic Devices and Circuits”, Oxford Higher Education Press, 5th
Edition, 2010
2. Robert L.Boylestad and Louis Nashelesky,”Electronic Devices and Circuit Theory”,  10 th

Edition, pearson Education/PHI, 2008

REFERENCE Books: 
1. Millman.J. and Halkias C.C, “Electronic Devices and Circuits”, McGraw Hill, 2007
2. Donald.A. Neamen, Electronic Circuit Analysis and Design –2nd Edition, Tata McGraw
Hill, 2009.
3. Albert Malvino and David J Bates Electronic Principles 7 edition, TATA- McGraw
th

HILL, NPTEL videos.


4. Electronics, A system approach, 4 Edition by Neil Storey, PEARSON, Prentice Hall.
th

Scheme of Continuous Internal Evaluation (CIE):- 

CIE consists of three tests each for a maximum of 45 marks. The performance of two best out
of three tests is considered and is scaled for a maximum of 20 marks, 5 marks will be given
based on class attendance and 5 marks will be given based on MCQ. Total internal marks will
be 30 marks. 

Scheme of Semester End Examination (SEE):-

The question paper consists of one question from Module 1 and one question from Module 2,
Module 3, 4 and 5 will be given with two questions of internal choice each for a maximum of
14 marks with two to three sub divisions. The students are required to answer five full
questions (1 & 2 Compulsory, 3, 4,5 internal choice).

You might also like