® INA

122
INA122
INA
122

Single Supply, MicroPower

INSTRUMENTATION AMPLIFIER

FEATURES APPLICATIONS
● LOW QUIESCENT CURRENT: 60µA ● PORTABLE, BATTERY OPERATED
● WIDE POWER SUPPLY RANGE SYSTEMS
Single Supply: 2.2V to 36V ● INDUSTRIAL SENSOR AMPLIFIER:
Dual Supply: –0.9/+1.3V to ±18V Bridge, RTD, Thermocouple
● COMMON-MODE RANGE TO (V–)–0.1V ● PHYSIOLOGICAL AMPLIFIER:
● RAIL-TO-RAIL OUTPUT SWING ECG, EEG, EMG
● LOW OFFSET VOLTAGE: 250µV max ● MULTI-CHANNEL DATA ACQUISITION
● LOW OFFSET DRIFT: 3µV/°C max
● LOW NOISE: 60nV/√ Hz DESCRIPTION
● LOW INPUT BIAS CURRENT: 25nA max
The INA122 is a precision instrumentation amplifier
● 8-PIN DIP AND SO-8 SURFACE-MOUNT for accurate, low noise differential signal acquisition.
Its two-op-amp design provides excellent performance
with very low quiescent current, and is ideal for
portable instrumentation and data acquisition systems.
V+ The INA122 can be operated with single power sup-
7
plies from 2.2V to 36V and quiescent current is a mere
60µA. It can also be operated from dual supplies. By
INA122
+ 3 utilizing an input level-shift network, input common-
VIN
6 mode range extends to 0.1V below negative rail (single
VO
8 supply ground).
100kΩ + – V–) G
VO = (VIN IN A single external resistor sets gain from 5V/V to
G=5+
200k 10000V/V. Laser trimming provides very low offset
25kΩ RG
RG
voltage (250µV max), offset voltage drift (3µV/°C
max) and excellent common-mode rejection.
25kΩ
Package options include 8-pin plastic DIP and SO-8
surface-mount packages. Both are specified for the
1 –40°C to +85°C extended industrial temperature range.
–
VIN
2 100kΩ
5 Ref

V–

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

©1997 Burr-Brown Corporation PDS-1388B Printed in U.S.A. October, 1997

SBOS069
SPECIFICATIONS
At TA = +25°C, VS = +5V, RL = 20kΩ connected to VS/2, unless otherwise noted.

INA122P, U INA122PA, UA

PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS

INPUT
Offset Voltage, RTI ±100 ±250 ±150 ±500 µV
vs Temperature ±1 ±3 ✻ ±5 µV/°C
vs Power Supply (PSRR) VS = +2.2V to +36V 10 30 ✻ 100 µV/V
Input Impedance 1010 || 3 ✻ Ω || pF
Safe Input Voltage RS = 0 (V–)–0.3 (V+)+0.3 ✻ ✻ V
RS = 10kΩ (V–)–40 (V+)+40 ✻ ✻ V
Common-Mode Voltage Range 0 3.4 ✻ ✻ V
Common-Mode Rejection VCM = 0V to 3.4V 83 96 76 90 dB
INPUT BIAS CURRENT –10 –25 ✻ –50 nA
vs Temperature ±40 ✻ pA/°C
Offset Current ±1 ±2 ✻ ±5 nA
vs Temperature ±40 ✻ pA/°C
GAIN G = 5 to 10k ✻ V/V
Gain Equation G = 5 + 200kΩ/RG ✻ V/V
Gain Error G=5 ±0.05 ±0.1 ✻ ±0.15 %
vs Temperature G=5 5 10 ✻ ✻ ppm/°C
Gain Error G = 100 ±0.3 ±0.5 ✻ ±1 %
vs Temperature G = 100 ±25 ±100 ✻ ✻ ppm/°C
Nonlinearity G = 100, VO = –14.85V to +14.9V ±0.005 ±0.012 ✻ ±0.024 %
NOISE (RTI)
Voltage Noise, f = 1kHz 60 ✻ nV/√Hz
f = 100Hz 100 ✻ nV/√Hz
f = 10Hz 110 ✻ nV/√Hz
fB = 0.1Hz to 10Hz 2 ✻ µVp-p
Current Noise, f = 1kHz 80 ✻ fA/√Hz
fB = 0.1Hz to 10Hz 2 ✻ pAp-p
OUTPUT
Voltage, Positive VS = ±15V (V+)–0.1 (V+)–0.05 ✻ ✻ V
Negative VS = ±15V (V–)+0.15 (V–)+0.1 ✻ ✻ V
Short-Circuit Current Short-Circuit to Ground +3/–30 ✻ mA
Capacitive Load Drive 1 ✻ nF
FREQUENCY RESPONSE
Bandwidth, –3dB G=5 120 ✻ kHz
G = 100 5 ✻ kHz
G = 500 0.9 ✻ kHz
Slew Rate +0.08/–0.16 ✻ V/µs
Settling Time, 0.01% G=5 350 ✻ µs
G = 100 450 ✻ µs
G = 500 1.8 ✻ ms
Overload Recovery 50% Input Overload 3 ✻ µs
POWER SUPPLY
Voltage Range, Single Supply +2.2 +5 +36 ✻ ✻ ✻ V
Dual Supplies –0.9/+1.3 ±18 ✻ ✻ ✻ V
Current IO = 0 60 85 ✻ ✻ µA
TEMPERATURE RANGE
Specification –40 +85 ✻ ✻ °C
Operation –55 +85 ✻ ✻ °C
Storage –55 +125 ✻ ✻ °C
Thermal Resistance, θJA
8-Pin DIP 150 ✻ °C/W
SO-8 Surface-Mount 150 ✻ °C/W

✻ Specification same as INA122P, INA122U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

INA122 2
PIN CONFIGURATION ELECTROSTATIC
Top View 8-Pin DIP, SO-8 DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
RG 1 8 RG recommends that all integrated circuits be handled with ap-
propriate precautions. Failure to observe proper handling and
V–IN 2 7 V+
installation procedures can cause damage.
+
VIN 3 6 VO
ESD damage can range from subtle performance degradation
V– 4 5 Ref to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric
changes could cause the device not to meet its published
specifications.
ABSOLUTE MAXIMUM RATINGS(1)
Supply Voltage, V+ to V– .................................................................... 36V
Signal Input Terminals, Voltage(2) ....................... (V–)–0.3V to (V+)+0.3V
Current(2) ...................................................... 5mA
Output Short Circuit ................................................................. Continuous
Operating Temperature ................................................. –40°C to +125°C
Storage Temperature ..................................................... –55°C to +125°C
Lead Temperature (soldering, 10s) ............................................... +300°C

NOTES: (1) Stresses above these ratings may cause permanent damage.
(2) Input terminals are internally diode-clamped to the power supply rails.
Input signals that can exceed the supply rails by more than 0.3V should be
current-limited to 5mA or less.

PACKAGE INFORMATION
PACKAGE DRAWING
PRODUCT PACKAGE NUMBER(1)
INA122PA 8-Pin DIP 006
INA122P 8-Pin DIP 006
INA122UA SO-8 Surface Mount 182
INA122U SO-8 Surface Mount 182

NOTE: (1) For detailed drawing and dimension table, see end of data sheet, or
Appendix C of Burr-Brown IC Data Book.

3 INA122
TYPICAL PERFORMANCE CURVES
At TA = +25°C and VS = ±5V, unless otherwise noted.

GAIN vs FREQUENCY COMMON-MODE REJECTION vs FREQUENCY

70 110
G = 1000 100
60

Common-Mode Rejection (dB)

90
50
80
G = 100
40 70 G = 1000
Gain (dB)

60
30 G = 20
50 G = 100
20 G=5 40
10 30 G=5
20
0
10
–10 0
100 1k 10k 100k 1M 1 10 100 1k 10k 100k
Frequency (Hz) Frequency (Hz)

POSITIVE POWER SUPPLY REJECTION NEGATIVE POWER SUPPLY REJECTION

vs FREQUENCY vs FREQUENCY
100 100
G = 500
Power Supply Rejection (dB)

Power Supply Rejection (dB)

80 80
G = 100 G = 500

60 60

40 40
G = 100
G=5
20 G=5 20

0 0
10 100 1k 10k 100k 1M 1 10 100 1k 10k 100k
Frequency (Hz) Frequency (Hz)

INPUT COMMON-MODE RANGE INPUT COMMON-MODE VOLTAGE

vs OUTPUT VOLTAGE, VS = ±15V, G = 5 vs OUTPUT VOLTAGE, VS = ±5V, G = 5
15 5
4
Input Common-Mode Voltage (V)

10
Common-Mode Voltage (V)

3
2 VS = ±5V
5 VS = +5V/0V VREF = 2.5V
+15V
+ 1
VD/2
–
0 + VO 0
VD/2
– Ref
+ –1 VREF = 0V
–5 VCM
–15V –2
–3
–10 see text text
output swing— tput swing—see
Limited by A2 –4 Limited by A2 ou
–15 –5
–15 –10 –5 0 5 10 15 –5 –4 –3 –2 –1 0 1 2 3 4 5
Output Voltage (V) Output Voltage (V)

INA122 4
 TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C and VS = ±5V, unless otherwise noted.

VOLTAGE and CURRENT NOISE DENSITY

vs FREQUENCY (RTI) SETTLING TIME vs GAIN
1000 10
Voltage Noise (nV/√Hz)
Current Noise (fA/√Hz)

10V Step

Settling Time (ms)

100 1
0.01%

VN
0.1%
IN

10 0.1
1 10 100 1k 10k 1 10 100 1k
Frequency (Hz) Gain (V/V)

INPUT-REFERRED OFFSET VOLTAGE WARM-UP QUIESCENT CURRENT vs TEMPERATURE

10 80
8 Turn-on time ≤ 1ms. Settling time to
final value depends on Gain—see
Offset Voltage Change (µV)

6 settling time.
Quiescent Current (µA)
60
4
2
0 (Noise) 40
–2
–4
20
–6
–8
–10 0
0 1 2 3 4 5 6 7 8 9 10 –75 –50 –25 0 25 50 75 100 125
Time After Turn-On (ms) Temperature (°C)

TOTAL HARMONIC DISTORTION+NOISE OUTPUT VOLTAGE SWING

vs FREQUENCY vs OUTPUT CURRENT
1 V+

(V+)–1 Sourcing Current

Output Voltage (V)

0.1 G = 100
THD+N (%)

(V+)–2

(V–)+2
0.01
G=5
RL = ∞ (V–)+1 Sinking Current
RL = 25kΩ
0.001 V–
10 100 1k 10k 0 5 10 15 20 25
Frequency (Hz) Output Current (mA)

5 INA122
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C and VS = ±5V, unless otherwise noted.

SMALL-SIGNAL STEP RESPONSE SMALL-SIGNAL STEP RESPONSE

G=5 G = 100
100mV/div

100mV/div
50µs/div 100µs/div

LARGE-SIGNAL STEP RESPONSE INPUT-REFERRED NOISE VOLTAGE

G=5 0.1Hz to 10Hz
2µV/div
2V/div

50µs/div 500ms/div

INA122 6
APPLICATION INFORMATION offset adjustment. Figure 2 shows an optional circuit for
trimming the output offset voltage. The voltage applied to
Figure 1 shows the basic connections required for operation the Ref terminal is added to the output signal. An op amp
of the INA122. Applications with noisy or high impedance buffer is used to provide low impedance at the Ref terminal
power supplies may require decoupling capacitors close to to preserve good common-mode rejection.
the device pins.
The output is referred to the output reference (Ref) terminal
which is normally grounded. This must be a low-impedance
connection to ensure good common-mode rejection. A resis- –
VIN
tance of 10Ω in series with the Ref pin will cause a typical V+

device to degrade to approximately 80dB CMR. RG INA122 VO

100µA
Ref 1/2 REF200
V+IN
SETTING THE GAIN
Gain of the INA122 is set by connecting a single external 100Ω
OPA336 10kΩ
resistor, RG, as shown: ±10mV
200 kΩ (1) Adjustment Range
G=5+ 100Ω
RG
Commonly used gains and RG resistor values are shown in
Figure 1. 100µA
1/2 REF200
The 200kΩ term in equation 1 comes from the internal metal
film resistors which are laser trimmed to accurate absolute V–

values. The accuracy and temperature coefficient of these

resistors are included in the gain accuracy and drift specifi-
cations of the INA122. FIGURE 2. Optional Trimming of Output Offset Voltage.
The stability and temperature drift of the external gain
setting resistor, RG, also affects gain. RG’s contribution to INPUT BIAS CURRENT RETURN PATH
gain accuracy and drift can be directly inferred from the gain
The input impedance of the INA122 is extremely high—
equation (1).
approximately 1010Ω. However, a path must be provided for
the input bias current of both inputs. This input bias current
OFFSET TRIMMING is approximately –10nA (current flows out of the input
The INA122 is laser trimmed for low offset voltage and terminals). High input impedance means that this input bias
offset voltage drift. Most applications require no external current changes very little with varying input voltage.

V+
0.1µF
DESIRED GAIN RG NEAREST 1%
(V/V) (Ω) RG VALUE
5 NC NC 7
10 40k 40.2k INA122
20 13.33k 13.3k + 3
VIN
50 4444 4420 6
A1
100 2105 2100 8 G = 5 + 200kΩ
200 1026 1020 RG
100kΩ + – V–) G
500 404 402 VO = (VIN IN
1000 201 200
2000 100.3 100 25kΩ +
5000 40 40.2 RG
10000 20 20 25kΩ Load VO
NC: No Connection.
–
1
A2
–
VIN
2 100kΩ
5
Also drawn in simplified form: Ref
4
V+
IN
3

8 0.22µF
6
RG INA122 VO Single Supply
1 Ref
–
VIN 5
2 V–
Dual Supply

FIGURE 1. Basic Connections.

®

7 INA122
Input circuitry must provide a path for this input bias current INPUT PROTECTION
for proper operation. Figure 3 shows various provisions for an The inputs of the INA122 are protected with internal diodes
input bias current path. Without a bias current path, the inputs connected to the power supply rails (Figure 4). These diodes
will float to a potential which exceeds the common-mode will clamp the applied signal to prevent it from damaging the
range of the INA122 and the input amplifiers will saturate. input circuitry. If the input signal voltage can exceed the
If the differential source resistance is low, the bias current power supplies by more than 0.3V, the input signal current
return path can be connected to one input (see the thermo- should be limited to less than 5mA to protect the internal
couple example in Figure 3). With higher source impedance, clamp diodes. This can generally be done with a series input
using two equal resistors provides a balanced input with resistor. Some signal sources are inherently current-limited
possible advantages of lower input offset voltage due to bias and do not require limiting resistors.
current and better high-frequency common-mode rejection.
INPUT COMMON-MODE RANGE
The common-mode range for some common operating con-
Microphone, ditions is shown in the typical performance curves. The
Hydrophone INA122
etc.
INA122 can operate over a wide range of power supply and
VREF configurations, making it impractical to provide a
comprehensive guide to common-mode range limits for all
47kΩ 47kΩ
possible conditions. The most commonly overlooked over-
load condition occurs by attempting to exceed the output
swing of A2, an internal circuit node that cannot be mea-
sured. Calculating the expected voltages at A2’s output (see
equation in Figure 4) provides a check for the most common
Thermocouple INA122 overload conditions.
The design of A1 and A2 are identical and their outputs can
swing to within approximately 100mV of the power supply
10kΩ
rails, depending on load conditions. When A2’s output is
saturated, A1 can still be in linear operation, responding to
changes in the non-inverting input voltage. This may give the
appearance of linear operation but the output voltage is invalid.
INA122 A single supply instrumentation amplifier has special design
considerations. Using commonly available single-supply op
amps to implement the two-op amp topology will not yield
Center-tap provides equivalent performance. For example, consider the condition
bias current return. where both inputs of common single-supply op amps are
FIGURE 3. Providing an Input Common-Mode Current Path.

V+

+ + 0.5V
VIN

+
VIN A1 VO
(3)
(8) 100kΩ

25kΩ
V–
RG
V+ – – (V + – V – ) 25kΩ + 0.6V
25kΩ VO2 = 1.25VIN IN IN
RG
(1) (Voltages are referred to VREF)

A2 V02 (V–) + 0.1V ≤ V02 ≤ (V+) –0.1V

– + 0.5V
VIN
– 100kΩ
VIN
Ref
(2)

V–

FIGURE 4. INA122 Simplified Circuit Diagram.

®

INA122 8
equal to 0V. The outputs of both A1 and A2 must be 0V. But Operation at very low supply voltage requires careful atten-
any small positive voltage applied to VIN+ requires that A2’s tion to ensure that the common-mode voltage remains within
output must swing below 0V, which is clearly impossible its linear range.
without a negative power supply.
To achieve common-mode range that extends to single- LOW QUIESCENT CURRENT OPERATION
supply ground, the INA122 uses precision level-shifting
The INA122 maintains its low quiescent current (60µA)
buffers on its inputs. This shifts both inputs by approxi-
while the output is within linear operation (up to 200mV
mately +0.5V, and through the feedback network, shifts A2’s
from the supply rails). When the input creates a condition
output by approximately +0.6V. With both inputs and VREF
that overdrives the output into saturation, quiescent current
at single-supply, A2’s output is well within its linear range.
increases. With VO overdriven into the positive rail, the
A positive VIN+ causes A2’s output to swing below 0.6V.
quiescent current increases to approximately 400µA. Like-
As a result of this input level-shifting, the voltages at pin 1 wise, with VO overdriven into the negative rail (single
and pin 8 are not equal to their respective input terminal supply ground) the quiescent current increases to approxi-
voltages (pins 2 and 3). For most applications, this is not mately 200µA.
important since only the gain-setting resistor connects to
these pins.
OUTPUT CURRENT RANGE
LOW VOLTAGE OPERATION Output sourcing and sinking current values versus the output
voltage ranges are shown in the typical performance curves.
The INA122 can be operated on a single power supply as
The positive and negative current limits are not equal.
low as +2.2V (or a total of +2.2V on dual supplies). Perfor-
Positive output current sourcing will drive moderate to high
mance remains excellent throughout the power supply range
load impedances. Battery operation normally requires the
up to +36V (or ±18V). Most parameters vary only slightly
careful management of power consumption to keep load
throughout this supply voltage range—see typical perfor-
impedances very high throughout the design.
mance curves.

+5V

REF200
200µA (60µA)
≈ 200mV

+
VIN 3
1kΩ 7
VCM ≈ 100mV 8
VO = 0.1V to 4.9V
6
RG INA122 VO
1 5
– 4 Ref(1) NOTE: (1) To accomodate bipolar input signals,
VIN 2
VREF can be offset to a positive voltage. Output
voltage is then referred to the voltage applied to Ref.

FIGURE 5. Micropower Single Supply Bridge Amplifier.

V+

+5V

Load
8

IL 1
2.5A VREF
+
VIN 6
3 G = 100 D Serial Data
7
Shunt 8 1kΩ
RS 6 2 ADS7816
50mV RG INA122 +IN
0.02Ω 12-Bit A/D
1
5 0.47µF
3 5
–
VIN 2 4 –IN CS Chip Select
7
CLK Clock

4
Differential measurement
avoids ground loop errors.

FIGURE 6. Single-Supply Current Shunt Measurement.

®

9 INA122
 IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright  2000, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.