[go: up one dir, main page]
Scribd
Upload
1K views1 page

VlSI Design OU Question Paper

This document contains a 10 question exam on VLSI Design for a Faculty of Engineering course. The exam covers topics like basic components of Verilog modules, gate vs module instantiation in Verilog, procedure vs function declarations, synthesis process flowchart, pseudo nMOS vs CMOS inverters, design rules, CMOS 2 input XOR gate, rise/fall times and maximum signal frequency equations, D flip flop using transmission gates, and a 6 transistor RAM cell. It also contains 5 multi-part questions on Verilog coding, finite state machines, MOSFET operation and ratios, CMOS fabrication process, transmission gates, layouts, estimating resistance and capacitance, Manchester carry adders, and NOR based ROM operation

Uploaded by

shivagurram
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
1K views1 page

VlSI Design OU Question Paper

This document contains a 10 question exam on VLSI Design for a Faculty of Engineering course. The exam covers topics like basic components of Verilog modules, gate vs module instantiation in Verilog, procedure vs function declarations, synthesis process flowchart, pseudo nMOS vs CMOS inverters, design rules, CMOS 2 input XOR gate, rise/fall times and maximum signal frequency equations, D flip flop using transmission gates, and a 6 transistor RAM cell. It also contains 5 multi-part questions on Verilog coding, finite state machines, MOSFET operation and ratios, CMOS fabrication process, transmission gates, layouts, estimating resistance and capacitance, Manchester carry adders, and NOR based ROM operation

Uploaded by

shivagurram
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

FACULTY OF ENGINEERING

Code No. 9193

B.E. 4/4 (ECE) I - Semester (Main) Examination, December/January 2014-15


Subject : VLSI Design
Time : 3 Hours

Max. Marks: 75

Note: Answer all questions of Part - A and answer any five questions from Part-B.
PART A (25 Marks)
1 What are the basic components of a verilog module?
2 What is the difference between a gate instantiation and module instantiation?
3 Distinguish between procedure and function declarations in verilog.
4 Draw the synthesis process flowchart.
5 Draw the basic pseudo nMOS inverter and give the relative merits and demerits of the
same with respect to CMOS.
6 State the significance of design rules.
7 Draw the stick diagram of CMOS 2 input XOR gate.
8 Write the expressions for Rise time, fall time and maximum signal frequency.
9 Draw the schematic diagram of D-flip flop using Transmission gates.
10 Draw the circuit diagram of six Transistor RAM Cell.

(2)
(2)
(2)
(3)
(3)
(2)
(3)
(3)
(2)
(3)

PART B (50 Marks)


11 (a) Differentiate blocking and non-blocking assignments with suitable examples.
(b) Write a verilog code and its test bench for a 4-bit comparator.
12 Explain briefly about FSM module Devleop a verilog code for melay model for 4 states.
Assume present state, next state and output.
13 (a) Explain the operation of n-channel Depletion mode MOSFET with neat diagrams
and characteristic curves.
(b) Derive the expression for pull up to pull down ratio of an NMOS inverter driven by
another nMOS Inverter.

(4)
(6)
(10)
(5)
(5)

14 (a) With suitable sketches explain the main steps that are followed in standard Si
CMOS fabrication process.
(b) Draw the Transmission Gate based XOR and XNOR circuits.

(6)
(4)

15 (a) Draw the stick diagrams and Layouts of Transmission gate and two input NAND gate.
(b) How to estimate Resistance and capacitance of a MOS Transistor?

(6)
(4)

16 (a) Explain the operation of Manchester carry adder with neat diagrams.
(b) Draw the logic diagram of 8-bit NOR based ROM and explain its operation.

(5)
(5)

17 Write short notes on the following:


(a) carry skip adder
(b) Continuous assignment and delays in dataflow modeling

(5)
(5)

*****

You might also like