[go: up one dir, main page]

0% found this document useful (0 votes)
279 views15 pages

MPU Assign

Download as docx, pdf, or txt
Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1/ 15

Important µPs at a glance

AMD
Athlon 64

"Winchester" (D0, 90 nm)

L2-
Model Freque Mult VCo TD Socke Release Part
Cach HT
Number ncy i1 re P t Date Number(s)
e

Athlon 64 1800 512 1000 1.40 67 Socket October ADA3000DIK


9x
3000+ MHz KB MHz V W 939 14, 2004 4BI

Athlon 64 2000 512 1000 1.40 67 Socket October ADA3200DIK


10x
3200+ MHz KB MHz V W 939 14, 2004 4BI

Athlon 64 2200 512 1000 1.40 67 Socket October ADA3500DIK


11x
3500+ MHz KB MHz V W 939 14, 2004 4BI

"Manchester" (E4, 90 nm)

L2-
Model Freque Mult VCo TD Socke Release Part
Cach HT
Number ncy i1 re P t Date Number(s)
e

Athlon 64 2000 512 1000 1.35 67 Socket May 31, ADA3200DKA


10x
3200+ MHz KB MHz V W 939 2005 4CG

Page | 132
Important µPs at a glance

Athlon 64 2200 512 1000 1.35 67 Socket May 31, ADA3500DKA


11x
3500+ MHz KB MHz V W 939 2005 4CG

"San Diego" (E4, 90 nm)

L2-
Model Freque Mul TD Socke Releas Part
Cach HT VCore
Number ncy ti 1 P t e Date Number(s)
e

Athlon
2200 512 1000 1.35/1.4 67 Socket May 4, ADA3500DAA
64 11x
MHz KB MHz 0V W 939 2005 4BN
3500+

Athlon
2200 1024 1000 1.35/1.4 89 Socket May 4, ADA3700DAA
64 11x
MHz KB MHz 0V W 939 2005 5BN
3700+

Athlon
2400 1024 1000 1.35/1.4 89 Socket May 4, ADA4000DAA
64 12x
MHz KB MHz 0V W 939 2005 5BN
4000+

"Toledo" (E6, 90 nm)

L2-
Model Freque Mult VCo TD Socke Release Part
Cach HT
Number ncy i1 re P t Date Number(s)
e

Page | 132
Important µPs at a glance

Athlon 64 2200 1024 1000 1.35 89 Socket ADA3700DKA


11x
3700+ MHz KB MHz V W 939 5CF

Athlon 64 2400 1024 1000 1.35 89 Socket ADA4000DKA


12x
4000+ MHz KB MHz V W 939 5CF

Page | 133
Important µPs at a glance

"Orleans" (Energy Efficient 45W, F3, 90 nm)

L2-
Model Freque Mul TD Socke Release Part
Cach HT VCore
Number ncy ti 1 P t Date Number(s)
e

Athlon 64 2200 1024 1000 1.25/1.4 45 Socket October ADH1600IAA


11x
LE-1600 MHz KB MHz 0V W AM2 8, 2007 5DH

Athlon 64 2400 1024 1000 1.25/1.4 45 Socket October ADH1620IAA


12x
LE-1620 MHz KB MHz 0V W AM2 8, 2007 5DH

Athlon 64 2600 1024 1000 1.25/1.4 45 Socket January ADH1640IAA


13x
LE-1640 MHz KB MHz 0V W AM2 7, 2008 5DH

"Orleans" (Energy Efficient Small Form Factor, F2, 90 nm)

L2-
Model Freque Mul TD Socke Releas Part
Cach HT VCore
Number ncy ti 1 P t e Date Number(s)
e

Athlon 64 2200 512 1000 1.20/1.2 35 Socket May 23, ADD3500IAA


11x
3500+ MHz KB MHz 5V W AM2 2006 4CN

Athlon 64 FX

Page | 132
Important µPs at a glance

"SledgeHammer" (C0 & CG, 130 nm)

L2-
Model Freque Mul VCo TD Socke Release Part
Cach HT
Number ncy ti 1 re P t Date Number(s)
e

Athlon 64 2200 1024 800 1.50 89 Socket September ADAFX51CEP


11x
FX-51 (C0) MHz KB MHz V W 940 23, 2003 5AK

Athlon 64 2200 1024 800 1.50 89 Socket September ADAFX51CEP


11x
FX-51 (CG) MHz KB MHz V W 940 23, 2003 5AT

Athlon 64 2400 1024 800 1.50 89 Socket March 18, ADAFX53CEP


12x
FX-53 (CG) MHz KB MHz V W 940 2004 5AT

"ClawHammer" (CG, 130 nm)

L2-
Model Freque Mul VCo TD Socke Release Part
Cach HT
Number ncy ti 1 re P t Date Number(s)
e

Athlon 64 2400 1024 1000 1.50 89 Socket June 1, ADAFX53DEP


12x
FX-53 MHz KB MHz V W 939 2004 5AS

Athlon 64 2600 1024 1000 1.50 104 Socket ~ October ADAFX55DEI


13x
FX-55 MHz KB MHz V W 939 10, 2004 5AS

"San Diego" (E4, 90 nm)

Page | 132
Important µPs at a glance

L2-
Model Freque Mul TD Socke Releas Part
Cach HT VCore
Number ncy ti 1 P t e Date Number(s)
e

Athlon 64 2600 1024 1000 1.35- 104 Socket ADAFX55DAA


13x
FX-55 MHz KB MHz 1.40 V W 939 5BN

Athlon 64 2800 1024 1000 1.35- 104 Socket June 27, ADAFX57DAA
14x
FX-57 MHz KB MHz 1.40 V W 939 2005 5BN

Dual-Core Desktop Processors


Athlon 64 X2

"Manchester" (E4, 90 nm)

L2-
Model Freque Mul VCor Sock Releas
Cach HT TDP Part Number(s)
Number ncy ti 1 e et e Date
e

Athlon 2x 1.30- 89-


2000 1000 Socke
64 X2 256 10x 1.35 110 ADA3600DAA4BV
MHz MHz t 939
3600+ KB V W

Athlon 2x 1.30-
2000 1000 89 Socke August
64 X2 512 10x 1.35 ADA3800DAA5BV
MHz MHz W t 939 1, 2005
3800+ KB V

Athlon 2200 2x 1000 11x 1.30- 89 Socke May ADA4200DAA5BV


64 X2 512 1.35 31, or

Page | 132
Important µPs at a glance

4200+ MHz KB MHz V W t 939 2005 ADA4200BVBOX

Athlon 2x 1.30- May


2400 1000 110 Socke
64 X2 512 12x 1.35 31, ADA4600DAA5BV
MHz MHz W t 939
4600+ KB V 2005

"Windsor" (Energy Efficient Small Form Factor, F2, 90 nm)

L2-
Model Freque Mul TD Socke Releas Part
Cach HT VCore
Number ncy ti 1 P t e Date Number(s)
e

ADD3800IAA
Athlon 64 2x May
2000 1000 1.025/1.0 35 Socket 5CU
X2 512 10x 23,
MHz MHz 75 V W AM2 ADD3800IAT
3800+ KB 2006
5CU

Athlon X2

Athlon 64 FX

"Toledo" (E6, 90 nm)

Model Freque L2- Mul TD Socke Release Part


HT 1 VCore
Number ncy Cache ti P t Date Number(s)

Athlon 2600 2x 1000 13x 1.35- 110 Socket January ADAFX60DAA

Page | 132
Important µPs at a glance

1024
64 FX-60 MHz MHz 1.40 V W 939 9, 2006 6CD
KB

"Windsor" (F2, 90 nm)

Model Freque L2- Mul Socke Releas Part


HT 1 VCore TDP
Number ncy Cache ti t e Date Number(s)

2x
Athlon 2800 1000 1.35 / 125 Socket May 23, ADAFX62IAA
1024 14x
64 FX-62 MHz MHz 1.40 V W AM2 2006 6CS
KB

Athlon Neo

"Huron" (65 nm, 15W TDP)

L2-
Model Freque Mul VCo TD Packa Releas
Cach HT Part Number(s)
Number ncy ti 1 re P ge e Date
e

Athlon
1600 512 1600 1.1 15 January AMGMV40OAX4D
Neo MV- 8x ASB1
MHz KB MHz V W 9, 2009 X (Tray)
40

Intel

Page | 132
Important µPs at a glance

Process Year of Peak Clock Address Data bus Address


or Manufactu power bus able
re Memory

4004 November 740 4 bits multiplexed 640 bytes


15, 1971 kHz address/data

8008 April 1, 500 8 bits multiplexed 16 KB


1972 kHz address/data
8080 April 1, 2 MHz 16 bits 8 bits 64 KB
1974
8085 March 1976 5 MHz 16 bits 8 bits
8086 June 8, 1978 5-10 20 bits 16 bits 1 MB
MHz
8088 June 1, 1979 4.77-9 20 bits 8 bits 1 MB
MHz external, 16
bits internal
80286 February 1, 6-25 16 bits 16 bits 16 MB
1982 MHz
October 17, 16-33 32 bits 32 bits 4 GB
80386DX 1985 MHz

June 16, 16-33 24 bits 16 bits 16 MB


80386SX 1988 MHz
1994 60-66 32 bits 4GB
Pentium I MHz
1997 300-
Pentium 500
II MHz
1999 450-
Pentium 600
III MHz
2000
Pentium
IV
May 29, 733-
Itanium 2001 800
MHz
2004 1.86-
Xeon 2.8
GHz
2007 1.60-
Dual 2.7
Page | 133
Important µPs at a glance

Page | 134
Important µPs at a glance

Hewlett- Packard

CPU
Used in calculator models Properties
codename

Saturn HP-71B, HP-18C, HP-28C 640 kHz

640 kHz, 10 KB ROM, 256 Bytes RAM, LCD


Bert HP-10B, HP-20S, HP-21S
driver

HP-14B, HP-22S, HP-32S, HP- 640 kHz, 16 KB ROM, 512 Bytes RAM, LCD
Sacajawea
32SII driver

HP-17B, HP-19B, HP-27S, HP- 1 MHz, 64 KB ROM, LCD driver, memory


Lewis
28S, HP-42S controller, IR control

2 MHz, LCD controller, memory controller,


Clarke HP-48SX, HP-48S
UART and IR control

HP-48GX, HP-48G, HP-38G, 3.68 MHz, LCD controller, memory


Yorke
HP-39G, HP-49G controller, UART and IR control

Page | 132
Important µPs at a glance

IBM

• IBM 801 — Pioneering prototype RISC processor; 1980


• IBM ROMP — RISC processor, also known as 032 processor
• IBM POWER — Commercial RISC processor range
○ POWER1
○ POWER2
○ POWER3
○ POWER4
○ POWER5
○ POWER6
○ POWER7 in development
• PowerPC — Partly based on POWER
○ PPC 601
○ PPC 603
○ PPC 604
○ PPC 620
○ PPC 7xx
○ PPC 4xx embedded CPUs
○ IBM RS64
○ PPC 970
○ Cell microprocessor
○ Gekko, Broadway and Xenon CPUs for game consoles.

Page | 133
Important µPs at a glance

Motorola
68020:
• 32-bit address & ALU.
• 3 stage pipeline.
• Instruction cache of 256 bytes.
• Unrestricted word and longword data access (see alignment).
• 8 x multiprocessing capability.
• Larger multiply (32×32 -> 64 bits) and divide (64÷32 -> 32 bits quotient and 32 bits
remainder) instructions, and bit field manipulations.
• Addressing modes added scaled indexing and another level of indirection.
• Low cost, EC = 24-bit address.
68030:
• Split instruction and data cache of 256 bytes each
• On-chip MMU (68851).
• Low cost EC = No MMU.
68040:
• Instruction and data caches of 4 kilobytes each
• 6 stage pipeline.
• FPU lacks IEEE transcendental functions capability.
• FPU emulation works with 2E71M and later chip revisions.
• Low cost LC = No FPU.
• Low cost EC = No FPU & MMU.
68060:
• Integer pipeline.
• Two cycle integer multiplication unit.
• Branch prediction.
• Dual instruction pipeline.

Page | 134
Important µPs at a glance

• Instructions in the address generation unit (AGU) and thereby supply the result two
cycles before the ALU.
• Low cost LC = No MMU.
• Low cost EC = No MMU & FPU.

Page | 132
Important µPs at a glance

Zilog Z180

Speed
Chip Timers I/O Comm. Contr. Others
(MHz)

Z80180 6, 8, 10 2 N/S CPU 1 MB MMU, 2xDMAs, 2xUARTs

Z80181 10 1 16 CPU 1 MB MMU, 2xDMAs, 2xUARTs

Clock ESCC, CSIO, S180 Megacell, 2xESCC channels,


Z80182 16, 33, 20 0
Serial, 24 UART 16550 MIMIC

SCC, CSIO,
Z80195 20, 33 4 7/24
UART

Clock 1 MB MMU, 2xDMAs, 2xUARTs,


Z8L180 20 2 CSIO, UART
Serial 3.3 V Operation

Clock ESCC, CSIO, S180 Megacell, 2xESCC channels,


Z8L182 20 0
Serial UART 16550 MIMIC, 3.3V operation

Clock UART, DMA,


Z8S180 10, 20, 33 2 1 MB MMU, 2xDMAs, 2xUARTs
Serial I2C, SPI

Page | 132

You might also like