IPSJ Transactions on System and LSI Design Methodology

IPSJ Transactions on System and LSI Design Methodology

Published by Information Processing Society of Japan

205 registered articles
(updated on February 13, 2025)

Online ISSN : 1882-6687
ISSN-L : 1882-6687

JOURNAL PEER REVIEWED FREE ACCESS
Scopus

A Low-Power Reconfigurable DNN Accelerator for Instruction-Extended RISC-V Hansen Wang, Dongju Li, Tsuyoshi Isshiki
A Case Study for Improving Performances of Deep-Learning Processor with MRAM Ryotaro Ohara, Atsushi Fukunaga, Masakazu Taichi, Masaya Kabuto, Riku Hamabe, Masato Ikegawa, Shintaro Izumi, Hiroshi Kawaguchi
Slashing IC Power and Democratizing IC Access for the Digital Age Tadahiro Kuroda
Message from the Editor-in-Chief Tohru Ishihara

View all articles in current issue

Most viewed articles (January 2025)

1

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

Released on J-STAGE: February 14, 2014 | Volume 7 Pages 2-15

Jingcheng Zhuang, Robert Bogdan Staszewski
2

Design of Synthesizable Digital Phase Locked Loops

Released on J-STAGE: June 19, 2024 | Volume 17 Pages 44-54

Yuncheng Zhang, Kenichi Okada
3

Scalar Replacement with Polyhedral Model

Released on J-STAGE: August 01, 2018 | Volume 11 Pages 46-56

Kenshu Seto
4

A Learning-based Control Scheme for MTJ-based Non-volatile Flip-Flops

Released on J-STAGE: February 28, 2024 | Volume 17 Pages 16-35

Shota Nakabeppu, Nobuyuki Yamasaki
5

A Low-Power Reconfigurable DNN Accelerator for Instruction-Extended RISC-V

Released on J-STAGE: June 19, 2024 | Volume 17 Pages 55-66

Hansen Wang, Dongju Li, Tsuyoshi Isshiki

Favorites & Alerts

Announcements from publisher

Notice for reproducing and reprinting

Top