[go: up one dir, main page]

Metra et al., 1997 - Google Patents

On-line testing scheme for clock's faults

Metra et al., 1997

Document ID
9953434151251606665
Author
Metra C
Favalli M
Ricco B
Publication year
Publication venue
Proceedings International Test Conference 1997

External Links

Snippet

This paper proposes an on-line testing scheme for permanent and temporary faults which affect signals of the clock distribution network of synchronous systems, and which make them stuck-at, or change with incorrect frequency or duty-cycle. By means of straightforward …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Metra et al. On-line detection of logic errors due to crosstalk, delay, and transient faults
Acken Testing for bridging faults (shorts) in CMOS circuits
US5958077A (en) Method for testing asynchronous circuits
US5422891A (en) Robust delay fault built-in self-testing method and apparatus
Metra et al. Self-checking detection and diagnosis of transient, delay, and crosstalk faults affecting bus lines
Metra et al. On-line testing scheme for clock's faults
Yu et al. An improved automatic hardware trojan generation platform
Breuer The effects of races, delays, and delay faults on test generation
Park et al. A statistical model for delay-fault testing
Al-Assadi et al. Faulty behavior of storage elements and its effects on sequential circuits
Lo et al. Design of Static CMOS Self-Checking Circuits using Built-In Current Sensing.
Valadimas et al. Cost and power efficient timing error tolerance in flip-flop based microprocessor cores
Favalli et al. Sensing circuit for on-line detection of delay faults
US7650550B2 (en) Over temperature detection apparatus and method thereof
Rajsuman An analysis of feedback bridging faults in MOS VLSI
Kumar et al. Fault diagnosis using automatic test pattern generation and test power reduction technique for VLSI circuits
Metra et al. Concurrent detection of power supply noise
Omaña et al. Self-checking monitor for NBTI due degradation
Di Natale et al. Hidden-delay-fault sensor for test, reliability and security
Metra et al. Embedded two-rail checkers with on-line testing ability
Metra et al. On-chip clock faults' detector
Metra et al. Concurrent checking of clock signal correctness
Rajsuman et al. CMOS open-fault detection in the presence of glitches and timing skews
Rossi et al. Transient fault and soft error on-die monitoring scheme
Paschalis et al. Concurrent delay testing in totally self-checking systems