Luo et al., 2016 - Google Patents
Enabling accurate and practical online flash channel modeling for modern MLC NAND flash memoryLuo et al., 2016
View PDF- Document ID
- 994592406294970203
- Author
- Luo Y
- Ghose S
- Cai Y
- Haratsch E
- Mutlu O
- Publication year
- Publication venue
- IEEE Journal on Selected Areas in Communications
External Links
Snippet
NAND flash memory is a widely used storage medium that can be treated as a noisy channel. Each flash memory cell stores data as the threshold voltage of a floating gate transistor. The threshold voltage can shift as a result of various types of circuit-level noise …
- 230000015654 memory 0 title abstract description 66
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3404—Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/12005—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising voltage or current generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Luo et al. | Enabling accurate and practical online flash channel modeling for modern MLC NAND flash memory | |
| Cai et al. | Neighbor-cell assisted error correction for MLC NAND flash memories | |
| Luo et al. | Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation | |
| Cai et al. | Error analysis and retention-aware error management for NAND flash memory. | |
| Cai et al. | Data retention in MLC NAND flash memory: Characterization, optimization, and recovery | |
| US20220172787A1 (en) | Coarse Calibration based on Signal and Noise Characteristics of Memory Cells Collected in Prior Calibration Operations | |
| Cai et al. | Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling | |
| US8711619B2 (en) | Categorizing bit errors of solid-state, non-volatile memory | |
| Cai et al. | Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation | |
| US8645773B2 (en) | Estimating temporal degradation of non-volatile solid-state memory | |
| US8806106B2 (en) | Estimating wear of non-volatile, solid state memory | |
| US8553468B2 (en) | System and method for managing erase operations in a non-volatile memory | |
| US9318223B2 (en) | Programming nonvolatile memory based on statistical analysis of charge level distributions of memory cells | |
| CN109817267B (en) | Deep learning-based flash memory life prediction method and system and computer-readable access medium | |
| Ma et al. | RBER-aware lifetime prediction scheme for 3D-TLC NAND flash memory | |
| Cai et al. | Reliability issues in flash-memory-based solid-state drives: Experimental analysis, mitigation, recovery | |
| Peleato et al. | Adaptive read thresholds for NAND flash | |
| CN103208309A (en) | Distortion estimation and cancellation in memory devices | |
| Luo | Architectural techniques for improving NAND flash memory reliability | |
| Wang et al. | Understanding the impact of threshold voltage on mlc flash memory performance and reliability | |
| Wang et al. | Histogram-based flash channel estimation | |
| US11734110B1 (en) | Storage device reclassification system | |
| Dong et al. | Using lifetime-aware progressive programming to improve SLC NAND flash memory write endurance | |
| Yen et al. | Efficient bad block management with cluster similarity | |
| Guo et al. | FlexLevel NAND flash storage system design to reduce LDPC latency |