[go: up one dir, main page]

Daya et al., 2015 - Google Patents

Towards high-performance bufferless nocs with scepter

Daya et al., 2015

View PDF
Document ID
9884652530653141914
Author
Daya B
Peh L
Chandrakasan A
Publication year
Publication venue
IEEE Computer Architecture Letters

External Links

Snippet

In the many-core era, the network on-chip (NoC) is playing a larger role in meeting performance, area and power goals, as router buffers contribute greatly to NoC area and power usage. Proposals have advocated bufferless NoCs, however a performance wall has …
Continue reading at mtlsites.mit.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5695—Admission control; Resource allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H04L47/24—Flow control or congestion control depending on the type of traffic, e.g. priority or quality of service [QoS]
    • H04L47/2441—Flow classification
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H04L47/12—Congestion avoidance or recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/103—Switching fabric construction using shared central buffer, shared memory, e.g. time switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/40—Wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure

Similar Documents

Publication Publication Date Title
Fu et al. An abacus turn model for time/space-efficient reconfigurable routing
Moscibroda et al. A case for bufferless routing in on-chip networks
Kumar et al. Token flow control
Daya et al. Towards high-performance bufferless nocs with scepter
Fallin et al. CHIPPER: A low-complexity bufferless deflection router
Wang et al. Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for Network-on-Chip
Chen et al. Reducing wire and energy overheads of the SMART NoC using a setup request network
Qian et al. A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture
CN112152932B (en) Network-on-chip routing control method, network-on-chip router and readable storage medium
Daya et al. Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling
Xiang et al. Bufferless network-on-chips with bridged multiple subnetworks for deflection reduction and energy savings
Neishaburi et al. Reliability aware NoC router architecture using input channel buffer sharing
Chen et al. Reduced worst-case communication latency using single-cycle multihop traversal network-on-chip
Walter et al. Access regulation to hot-modules in wormhole NoCs
Ouyang et al. LOFT: A high performance network-on-chip providing quality-of-service support
Effiong et al. Distributed and dynamic shared-buffer router for high-performance interconnect
Jiang et al. A lightweight early arbitration method for low-latency asynchronous 2d-mesh noc's
CN107276920B (en) A distributed flow control system and method for hybrid three-dimensional network-on-chip
Silva et al. Effects of the NoC architecture in the performance of NoC-based MPSoCs
Fallin et al. Bufferless and minimally-buffered deflection routing
Chen et al. Contention minimization in emerging SMART NoC via direct and indirect routes
Ejaz et al. HighwayNoC: Approaching ideal NoC performance with dual data rate routers
Ramanujam et al. Extending the effective throughput of nocs with distributed shared-buffer routers
Ejaz et al. FastTrackNoC: a NoC with FastTrack router datapaths
Nayak et al. SLIDER: smart late injection deflection router for mesh NoCs