[go: up one dir, main page]

Vrignon et al., 2005 - Google Patents

Characterization and modeling of parasitic emission in deep submicron CMOS

Vrignon et al., 2005

Document ID
9756817280387758381
Author
Vrignon B
Bendhia S
Lamoureux E
Sicard E
Publication year
Publication venue
IEEE Transactions on Electromagnetic Compatibility

External Links

Snippet

This paper presents a study of the parasitic emissions of a 0.18-/spl mu/m CMOS experimental integrated circuit (IC) and an accurate method for modeling the internal current switching to forecast electromagnetic interference (EMI). The effectiveness of emission …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Vrignon et al. Characterization and modeling of parasitic emission in deep submicron CMOS
Van Heijningen et al. Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification
US6941258B2 (en) Method, apparatus and computer program product for determination of noise in mixed signal systems
Levant et al. EMC assessment at chip and PCB level: Use of the ICEM model for jitter analysis in an integrated PLL
US7480879B2 (en) Substrate noise tool
Badaroglu et al. Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate
Dghais et al. New multiport I/O model for power-aware signal integrity analysis
Leca et al. EMI measurements, modeling, and reduction of 32-Bit high-performance microcontrollers
Attarha et al. Test pattern generation for signal integrity faults on long interconnects
Eo et al. Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system
Badaroglu et al. SWAN: High-level simulation methodology for digital substrate noise generation
Spinks et al. Generation and verification of tests for analog circuits subject to process parameter deviations
Valorge et al. A simple way for substrate noise modeling in mixed-signal ICs
Cazzaniga et al. Evaluating the impact of substrate noise on conducted EMI in automotive microcontrollers
Kim et al. Modeling and measurement of ground bounce induced by high-speed output buffer with on-chip low-dropout (LDO) regulator
Li et al. Development and validation of a microcontroller model for EMC
Matsuno et al. Modeling of power noise generation in standard-cell based CMOS digital circuits
Nassif Impact of variability on power
Vrigno et al. CESAME: a test chip for the validation of a parasitic emission prediction flow in 0.18/spl mu/m CMOS technology
Stievano et al. Behavioral modeling of IC memories from measured data
Ghfiri et al. Modeling the internal activity of an FPGA for conducted emission prediction purpose
Wane et al. Dynamic power and signal integrity analysis for chip-package-board co-design and co-simulation
Durier et al. A new methodology to extract the ICEM-CE internal activity block of a FPGA
Villavicencio et al. A simulation-based black-box microcontroller model for EME prediction
Rotigni et al. Role of IC substrate and ESD protections in noise propagation: Design and modelling of dedicated test chip in 40 nm technology