Reiser et al., 1998 - Google Patents
Dynamically Reconfigurable Analog/Digital Hardware Implementation Using FPGA and FPAA TechnologiesReiser et al., 1998
View PDF- Document ID
- 944165811442163404
- Author
- Reiser C
- Znamirowski L
- Palusinski O
- Vrudhula S
- Rakhmatov D
- Publication year
- Publication venue
- Journal of Circuits, Systems and Computers
External Links
Snippet
In this paper we present a dynamically reconfigurable mixed-signal circuit using the new technology of Field Programmable Analog Arrays (FPAA) combined with existing well established technology of Field Programmable Gate Arrays (FPGA). A FPAA can be used to …
- 238000005516 engineering process 0 abstract description 13
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H19/00—Networks using time-varying elements, e.g. N-path filters
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8970252B2 (en) | Field programmable analog array | |
Barragan et al. | On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications | |
US6272669B1 (en) | Method for configuring a programmable semiconductor device | |
Nafkha et al. | Accurate measurement of power consumption overhead during FPGA dynamic partial reconfiguration | |
Shanthi et al. | An Efficient FPGA Implementation of Cascade Integrator Comb Filter | |
CN114528794B (en) | Fractional order chaotic circuit design method based on hybrid memristor | |
Gupta et al. | Realization of current mode universal filter and a dual-mode single resistance controlled quadrature oscillator employing VDCC and only grounded passive elements | |
Reiser et al. | Dynamically Reconfigurable Analog/Digital Hardware Implementation Using FPGA and FPAA Technologies | |
Kumngern et al. | Current-mode universal filter and quadrature oscillator using current controlled current follower transconductance amplifiers | |
Gulak | Field programmable analog arrays: past, present and future perspectives | |
Znamirowski et al. | Optimization technique for dynamic reconfiguration of programmable analog/digital arrays | |
Neuhaus et al. | FPGA-based feedback control of quantum optics experiments with the open source software package PyRPL | |
Reiser et al. | ANALYSIS OF SWITCHING TRANSIENTS IN A DYNAMICALLY RECONFIGURABLE ANALOG/DIGITAL HARDWARE | |
Znamirowski et al. | Programmable analog/digital arrays in control and simulation | |
Maruyama et al. | A digitally programmable CMOS universal biquad filter using current-mode integrators | |
Selow et al. | A comparison of FPGA and FPAA technologies for a signal processing application | |
Pawłowski et al. | Programmable, switched-capacitor finite impulse response filter realized in CMOS technology for education purposes | |
Agrawal et al. | Design a Configurable First Order Universal Filter Using a Single EX-CCCII | |
US6806765B2 (en) | Method and apparatus for checking the response of a transconductance- capacitance filter | |
US20120025932A1 (en) | Integrated Lossy Low-Pass Filter | |
Goel et al. | VDDDA based multifunction voltage-mode MISO filter | |
Csipkes et al. | An analog array approach to variable topology filters for multi-mode receivers | |
Giuma et al. | Programmable hardware and the new analog capacity | |
Madanayake | FPGA architectures for 2D/3D digital filters | |
Warecki et al. | Mixed Signal Analog/Digital Board |