[go: up one dir, main page]

Zeng et al., 2002 - Google Patents

An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction

Zeng et al., 2002

Document ID
9404856817245975403
Author
Zeng X
Zhou D
Cai W
Publication year
Publication venue
Microelectronic engineering

External Links

Snippet

In this paper, we present a linear time DC-Gain matched BTR (DBTR) method for the VLSI interconnect order reduction. From the circuit point of view, the original BTR has a serious drawback that the DC gain between the original and the reduced order system doesn't …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G06F17/13—Differential equations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Freund Krylov-subspace methods for reduced-order modeling in circuit simulation
US6789237B1 (en) Efficient model order reduction via multi-point moment matching
Yeh et al. Automated physical modeling of nonlinear audio circuits for real-time audio effects—Part I: Theoretical development
Ratzlaff et al. RICE: Rapid interconnect circuit evaluation using AWE
St-Cyr et al. Optimized multiplicative, additive, and restricted additive Schwarz preconditioning
Raghavan et al. AWE-inspired
Gad et al. A circuit reduction technique for finding the steady-state solution of nonlinear circuits
Nastov et al. Fundamentals of fast simulation algorithms for RF circuits
Zhou et al. A fast wavelet collocation method for high-speed circuit simulation
Heres Robust and efficient Krylov subspace methods for model order reduction
Heydari et al. Model-order reduction using variational balanced truncation with spectral shaping
US20070157133A1 (en) Circuit network analysis using algebraic multigrid approach
Bai et al. Stable and passive reduced-order models based on partial Padé approximation via the Lanczos process
Elfadel et al. Zeros and passivity of Arnoldi-reduced-order models for interconnect networks
Schilders The need for novel model order reduction techniques in the electronics industry
Gourary et al. A robust and efficient oscillator analysis technique using harmonic balance
White Multirate integration properties of waveform relaxation with application to circuit simulation and parallel computation
Zeng et al. An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction
Dölz et al. H-matrix accelerated second moment analysis for potentials with rough correlation
Lantsov A new algorithm for solving of harmonic balance equations by using the model order reduction method
Benner Advances in balancing-related model reduction for circuit simulation
Zhou et al. An efficient balanced truncation realization algorithm for interconnect model order reduction
Yan et al. SBPOR: second-order balanced truncation for passive order reduction of RLC circuits
Chen EI-NK: A robust exponential integrator method with singularity removal and Newton–Raphson iterations for transient nonlinear circuit simulation
Wang et al. A linear fractional transform (LFT) based model for interconnect parametric uncertainty