[go: up one dir, main page]

Ebeling et al., 2003 - Google Patents

System clock management simplified with Virtex-II Pro FPGAs

Ebeling et al., 2003

View PDF
Document ID
933681567845707025
Author
Ebeling C
Koontz T
Krueger R
Telikepalli A
Publication year
Publication venue
White Paper: Virtex-II Pro FPGAs. XILINX WP190 (v1. 0)

External Links

Snippet

The clock card has to generate and distribute clocks that travel via the backplane to the various line cards. Similarly, each line card has to generate and distribute clocks to different devices on the card, such as FPGAs, ASICs, ASSPs, and processors. As clocks propagate …
Continue reading at application-notes.digchip.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information

Similar Documents

Publication Publication Date Title
US7590008B1 (en) PVT compensated auto-calibration scheme for DDR3
US7069458B1 (en) Parallel data interface and method for high-speed timing adjustment
CN101536313B (en) Read-leveling implementations for ddr3 applications on an fpga
US8209562B2 (en) Double data rate converter circuit includes a delay locked loop for providing the plurality of clock phase signals
US8103917B2 (en) Circuit and method for correcting skew in a plurality of communication channels for communicating with a memory device, memory controller, system and method using the same, and memory test system and method using the same
EP1166210B1 (en) Elastic interface apparatus and method therefor
US7123051B1 (en) Soft core control of dedicated memory interface hardware in a programmable logic device
US7764715B2 (en) Circuits and methods for data multiplexing
US8942333B2 (en) Apparatus and methods for clock alignment for high speed interfaces
US7292500B2 (en) Reducing read data strobe latency in a memory system
US10437279B2 (en) Open loop solution in data buffer and RCD
KR100543646B1 (en) Automatic Delay Detection and Receiver Tuning Method and System for Synchronous Bus Interface
WO2007136977A2 (en) Methods and apparatus for testing delay locked loops and clock skew
US7720107B2 (en) Aligning data in a wide, high-speed, source synchronous parallel link
US11973582B2 (en) Detecting time delay between circuits to achieve time synchronization
US20060020836A1 (en) Semiconductor integrated circuit
EP1150450B1 (en) Synchronizer
KR100419795B1 (en) Phase difference magnifier
KR100399070B1 (en) Doulble locking delay locked loop clock generation device using ring oscillator
Ebeling et al. System clock management simplified with Virtex-II Pro FPGAs
US6888385B2 (en) Phase locked loop (PLL) for integrated circuits
KR20240029185A (en) Clock generating circuit and a semiconductor apparatus using the clock generating circuit
US11677391B1 (en) Low-power multi-domain synchronizer
US6918047B1 (en) Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof