Wang et al., 2014 - Google Patents
Back drilling in high-speed interconnect systemWang et al., 2014
- Document ID
- 9084843002261578170
- Author
- Wang X
- Ding W
- Publication year
- Publication venue
- 2014 15th International Conference on Electronic Packaging Technology
External Links
Snippet
In recent years, power noise, switching noise (SSN), jitter and so on are gradually becoming the hot research issues in high-speed interconnect system with the signal rate rising. At the same time, the resonance distributing in the Printed Circuit Board (PCB) may also lead to the …
- 238000005553 drilling 0 title abstract description 23
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, and noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09618—Via fence, i.e. one-dimensional array of vias
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Wu et al. | Overview of signal integrity and EMC design technologies on PCB: Fundamentals and latest progress | |
US8645889B2 (en) | Noise coupling reduction and impedance discontinuity control in high-speed ceramic modules | |
US9257955B2 (en) | Common mode noise reduction circuit | |
JP2017502579A (en) | Crosstalk analysis method using superposition | |
Shiue et al. | Common-mode noise reduction schemes for weakly coupled differential serpentine delay microstrip lines | |
Wang et al. | Back drilling in high-speed interconnect system | |
CN106021727B (en) | Equivalent multiport-based electromagnetic characteristic analysis method for radio frequency comprehensive module | |
WO2014186966A1 (en) | Circuit board and method for forming circuit on pcb | |
Cho et al. | Novel optimization methodology of design parameters in high-speed differential via for PCIe Gen5 channels based on particle swarm optimization algorithm | |
Xiangyang et al. | Transmission characteristics of via holes in high-speed PCB | |
Han et al. | Pinwheel meander-perforated plane structure for mitigating power/ground noise in system-in-package | |
Chen et al. | Signal integrity analysis of DDR3 high-speed memory module | |
CN107041073A (en) | A kind of wiring method for reducing high speed signal crosstalk | |
Bai et al. | Analysis of power-via-induced quasi-quarter-wavelength resonance to reduce crosstalk | |
Knighten et al. | PDN Design Strategies: III. Planes and materials–are they important factors in power bus design? | |
Beyene et al. | Design, modeling, and hardware correlation of a 3.2 Gb/s/pair memory channel | |
Wu et al. | Investigation of crosstalk among vias | |
CN101365331A (en) | Printed circuit board capable of suppressing electromagnetic interference and related method thereof | |
Li et al. | Modeling and measurement of a common-mode filter based on the 3-D transmission line structure | |
Singh et al. | Simultaneous Switching Noise Enabler in High-Speed Biomedical Systems by Integrated Plane Coupling | |
Jiwei et al. | Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology | |
Wang et al. | Addition of interdigital capacitor to reduce crosstalk between non-parallel microstrip lines | |
Zuo et al. | A novel electromagnetic bandgap design applied for suppression of printed circuit board electromagnetic radiation | |
Guan et al. | Mix-mode S parameters Analysis of Crosstalk for Twisted Differential Line on PCB | |
Kaveri et al. | Signal Integrity Evaluation for Automotive ECU with PCIe Gen 3.0 Interface |