[go: up one dir, main page]

Bhaskar et al., 2014 - Google Patents

Differential Voltage Mode On-Chip Serial Transceiver for Global Interconnects

Bhaskar et al., 2014

Document ID
89686355746017551
Author
Bhaskar M
Venkataramani B
Publication year
Publication venue
Journal of Low Power Electronics

External Links

Snippet

In this paper, a novel voltage mode serial transceiver is proposed for on-chip global interconnects. In order to minimize the power dissipation and to increase the speed, a novel domino logic based multiplexer and an improved voltage mode de-multiplexer cum sense …
Continue reading at www.ingentaconnect.com (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03Astable circuits
    • H03K3/0315Ring oscillators
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019Variable delay
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00323Delay compensation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10Distribution of clock signals, e.g. skew

Similar Documents

Publication Publication Date Title
JP5600237B2 (en) Integrated circuit
US20060001496A1 (en) Array oscillator and polyphase clock generator
US8232844B2 (en) Synchronous oscillator, clock recovery apparatus, clock distribution circuit, and multi-mode injection circuit
CN111490757B (en) Electronic circuit and method for random random number generation
US8482332B2 (en) Multi-phase clock generator and data transmission lines
US6573775B2 (en) Integrated circuit flip-flops that utilize master and slave latched sense amplifiers
EP3228009B1 (en) Power efficient high speed latch circuits and systems
JP2007235739A (en) Dynamic type flip-flop circuit
JP2006515494A (en) Master latch circuit with dynamic flip-flop signal level substitution
US6700425B1 (en) Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times
US6661271B1 (en) Multi-phase edge rate control for SCSI LVD
RU2455755C1 (en) Ring cmos voltage controlled oscillator
JP2007188395A (en) Clock signal generation circuit
US8179208B2 (en) Interconnect for surfing circuits
US9742413B2 (en) Electronic device and information processing apparatus
KR101629231B1 (en) Domino logic block with data hold function and domino logic having the same
Bhaskar et al. Differential Voltage Mode On-Chip Serial Transceiver for Global Interconnects
JP4412788B2 (en) Parallel-serial conversion circuit
US6642761B1 (en) Interface circuit of various clock period between a fast slope signal and a very slow slope, voltage controlled delay cell
EP2634919A1 (en) Level shifter, oscillator circuit using the same and method
Lee An efficient I/O and clock recovery design for terabit integrated circuits
Hien et al. Design of a wave-pipelined serializer-deserializer with an asynchronous protocol for high speed interfaces
Bhaskar et al. Design of a novel differential on-chip wave-pipelined serial interconnect with surfing
Lee et al. Split-level precharge differential logic: A new type of high-speed charge-recycling differential logic
KR100853862B1 (en) Delay-Locked Loop-Based Frequency Multiplier