Piöger et al., 1987 - Google Patents
Simulating Electrical Circuits using SISALPiöger et al., 1987
- Document ID
- 8909098792037300592
- Author
- Piöger P
- Kiaassen B
- Paap K
- Publication year
- Publication venue
- Simulationstechnik: 4. Symposium Simulationstechnik Zürich, 9.–11. September 1987 Proceedings
External Links
Snippet
Zusammenfassung After introducing the Waveform Relaxation concept and comparing it to other standard simulation algorithms we briefly describe how WR was implemented in the simulator SISAL. We analyse the new refinement of WR called Waveform Relaxation …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Saleh et al. | Mixed-mode simulation and analog multilevel simulation | |
Newton et al. | Relaxation-based electrical simulation | |
Tappenden et al. | Inexact coordinate descent: complexity and preconditioning | |
Newton | Techniques for the simulation of large-scale integrated circuits | |
Saleh et al. | Mixed-mode simulation | |
US7574342B2 (en) | Methods of model compilation for models used in an electronic circuit simulator | |
US6154716A (en) | System and method for simulating electronic circuits | |
JP4790816B2 (en) | Parallel multirate circuit simulation | |
Bryant | Symbolic verification of MOS circuits | |
US6014510A (en) | Method for performing timing analysis of a clock circuit | |
EP1964266B1 (en) | A method for multi-cycle clock gating | |
JP6448195B2 (en) | Method for randomly accessing signal values of FPGA at runtime, data processing apparatus, computer program, digital storage medium, and method of implementing FPGA build | |
Chappell et al. | Functional simulation in the LAMP system | |
JP3906149B2 (en) | Automatic verification of periodic operating conditions for SOI circuit simulation | |
Piöger et al. | Simulating Electrical Circuits using SISAL | |
US6507807B1 (en) | Method and apparatus for determining which branch of a network of an integrated circuit has the largest total effective RC delay | |
Kao et al. | Timing analysis for piecewise linear Rsim | |
Cory | Symbolic simulation for functional verification with ADLIB and SDL | |
Yalcin et al. | Functional timing analysis for IP characterization | |
US11615225B2 (en) | Logic simulation of circuit designs using on-the-fly bit reduction for constraint solving | |
Vachoux et al. | Analog and mixed-level simulation with implications to VHDL | |
van Stiphout | PLATO: a piecewise linear analysis tool for mixed-level circuit simulation | |
Lewis | A hardware engine for analogue mode simulation of MOS digital circuits | |
Dmitriev-Zdorov | Multicycle generalization. A new way to improve the convergence of waveform relaxation for circuit simulation | |
Rutsch et al. | FPGA-implementation techniques to efficiently test application readiness of mixed-signal products |