Kahng et al., 2001 - Google Patents
CV extraction method for gate fringe capacitance and gate to source-drain overlap length of LDD MOSFETKahng et al., 2001
- Document ID
- 8282903004118505990
- Author
- Kahng J
- Moon J
- Kim J
- Publication year
- Publication venue
- ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No. 01CH37153)
External Links
Snippet
Gate to source-drain overlap length becomes a more critical quantity in device modeling as the channel length of the transistor decreases. In this paper, we present an improved capacitance-voltage measurement method for determination of the gate to source/drain …
- 238000000605 extraction 0 title description 7
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N27/00—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means
- G01N27/02—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating the impedance of the material
- G01N27/22—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating the impedance of the material by investigating capacitance
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Rios et al. | Determination of ultra-thin gate oxide thicknesses for CMOS structures using quantum effects | |
| US8241928B2 (en) | Test structure and method for detecting charge effects during semiconductor processing | |
| US8193824B2 (en) | Monitoring plasma induced damage during semiconductor wafer processes | |
| CN107622959B (en) | Calibration method for MOS capacitor CV characteristic curve in TCAD simulation | |
| US9691669B1 (en) | Test structures and methods for measuring silicon thickness in fully depleted silicon-on-insulator technologies | |
| CN115270667A (en) | Method for extracting capacitance model of MOSFET (Metal-oxide-semiconductor field Effect transistor) on fully-depleted SOI (silicon on insulator) substrate | |
| Oh et al. | Characterization of an oxide trap leading to random telegraph noise in gate-induced drain leakage current of DRAM cell transistors | |
| Kahng et al. | CV extraction method for gate fringe capacitance and gate to source-drain overlap length of LDD MOSFET | |
| Ji et al. | A New Mobility Extraction Technique Based on Simultaneous Ultrafast $ I_ {d} $–$ V_ {g} $ and $ C_ {\rm cg} $–$ V_ {g} $ Measurements in MOSFETs | |
| Maity et al. | Interface charge density measurement for ultra thin ZrO2 material based MOS devices using conductance method | |
| CN101022105B (en) | Semiconductor device testing device and substrate for producing tester | |
| Severi et al. | Accurate channel length extraction by split CV measurements on short-channel MOSFETs | |
| US7501837B2 (en) | Test structure and method for detecting charge effects during semiconductor processing using a delayed inversion point technique | |
| US10529631B1 (en) | Test structures and method for electrical measurement of FinFET fin height | |
| KR100853791B1 (en) | Method of measuring thickness of semiconductor device | |
| Tsai et al. | Plasma charge accumulative model in quantitative FinFET plasma damage | |
| Chiang et al. | Inverse modeling of two-dimensional MOSFET dopant profile via capacitance of the source/drain gated diode | |
| CN208674068U (en) | Boundary defect characterizes structure and boundary defect detection device | |
| Roll | Leakage current and defect characterization of short channel MOSFETs | |
| Chang et al. | Combining a novel charge-based capacitance measurement (CBCM) technique and split $ C $–$ V $ method to specifically characterize the STI stress effect along the width direction of MOSFET devices | |
| Valtonen et al. | Channel length extraction for DMOS transistors using capacitance-voltage measurements | |
| Chiang et al. | Measurement of MOSFET substrate dopant profile via inversion layer-to-substrate capacitance | |
| Chindalore et al. | An experimental study of the effect of quantization on the effective electrical oxide thickness in MOS electron and hole accumulation layers in heavily doped Si | |
| CN115618795A (en) | Method for improving simulation accuracy of back end of SOI MOSFET model | |
| KR100958623B1 (en) | Depletion layer depth measuring method of transistor, measuring pattern and manufacturing method thereof |